

AKAI

SERVICE MANUAL

Model:

LCT3226

Safety Instructions

Production specification.

Block Diagram

Circuit Diagram

Disassembly

Pin Descriptions

LCD Panel specification





Exploded View Diagram

Spare parts list

V-chip password and software upgrade


This manual is the latest at the time of printing, and does not include the modification which may be made after the printing, by the constant improvement of product.

I. Safety Instructions

 <div style="border: 1px solid black; padding: 5px; text-align: center;">CAUTION RISK OF ELECTRIC SHOCK DO NOT OPEN</div>  <p>CAUTION: TO REDUCE THE RISK OF ELECTRIC SHOCK, DO NOT REMOVE COVER (OR BACK). NO USER-SERVICEABLE PARTS INSIDE. REFER SERVICING TO QUALIFIED SERVICE PERSONNEL ONLY.</p>	 <p>The lightning flash with arrowhead symbol, within an equilateral triangle, is intended to alert the user to the presence of uninsulated "dangerous voltage" within the product's enclosure that may be of sufficient magnitude to constitute a risk of electric shock to persons.</p>
	 <p>The exclamation point within an equilateral triangle is intended to alert the user to the presence of important operating and maintenance (servicing) instructions in the literature accompanying the appliance.</p>

PRECAUTIONS DURING SERVICING

- In addition to safety, other parts and assemblies are specified for conformance with such regulations as those applying to spurious radiation. These must also be replaced only with specified replacements. Examples: RF converters, tuner units, antenna selection switches, RF cables, noise-blocking capacitors, noise-blocking filters, etc.
- Use specified internal Wiring. Note especially:
 - Wires covered with PVC tubing
 - Double insulated wires
 - High voltage leads
- Use specified insulating materials for hazardous live parts. Note especially:
 - Insulating Tape
 - PVC tubing
 - Spacers (insulating barriers)
 - Insulating sheets for transistors
 - Plastic screws for fixing micro switches
- When replacing AC primary side components (transformers, power cords, noise blocking capacitors, etc.), wrap ends of wires securely about the terminals before soldering.



- Make sure that wires do not contact heat generating parts (heat sinks, oxide metal film resistors, fusible resistors, etc.)
- Check if replaced wires do not contact sharply edged or pointed parts.
- Make sure that foreign objects (screws, solder droplets, etc.) do not remain inside the set.

MAKE YOUR CONTRIBUTION TO PROTECT THE ENVIRONMENT

Used batteries with the ISO symbol for recycling as well as small accumulators (rechargeable batteries), mini-batteries (cells) and starter batteries should not be thrown into the garbage can. Please leave them at an appropriate depot.



WARNING:

Before servicing this TV receiver, read the X-RAY RADIATION PRECAUTION, SAFETY INSTRUCTION and PRODUCT SAFETY NOTICE.

X-RAY RADIATION PRECAUTION

- Excessively high can produce potentially hazardous X-RAY RADIATION. To avoid such hazards, the high voltage must not exceed the specified limit. The normal value of the high voltage of this TV receiver is 27 KV at zero beam current (minimum brightness). The high voltage must not exceed 30 KV under any circumstances. Each time when a receiver requires servicing, the high voltage should be checked. The reading of the high voltage is recommended to be recorded as a part of the service record, It is important to use an accurate and reliable high voltage meter.
- The only source of X-RAY RADIATION in this TV receiver is the picture tube. For continued X-RAY RADIATION protection, the replacement tube must be exactly the same type as specified in the parts list.
- Some parts in this TV receiver have special safety related characteristics for X-RADIATION protection. For continued safety, the parts replacement should be under taken only after referring the PRODUCT SAFETY NOTICE.

SAFETY INSTRUCTION

The service should not be attempted by anyone unfamiliar with the necessary instructions on this TV receiver. The following are the necessary instructions to be observed before servicing.

- An isolation transformer should be connected in the power line between the receiver and the AC line when a service is performed on the primary of the converter transformer of the set.
- Comply with all caution and safety related provided on the back of the cabinet, inside the cabinet, on the chassis or picture tube.
- To avoid a shock hazard, always discharge the picture tube's anode to the chassis ground before removing the anode cap.

4. Completely discharge the high potential voltage of the picture tube before handling. The picture tube is a vacuum and if broken, the glass will explode.
5. When replacing a MAIN PCB in the cabinet, always be certain that all protective are installed properly such as control knobs, adjustment covers or shields, barriers, isolation resistor networks etc.
6. When servicing is required, observe the original lead dressing. Extra precaution should be given to assure correct lead dressing in the high voltage area.
7. Keep wires away from high voltage or high temperature components.
8. Before returning the set to the customer, always perform an AC leakage current check on the exposed metallic parts of the cabinet, such as antennas, terminals, screwheads, metal overlay, control shafts, etc., to be sure the set is safe to operate without danger of electrical shock. Plug the AC line cord directly to the AC outlet (do not use a line isolation transformer during this check). Use an AC voltmeter having 5K ohms volt sensitivity or more in the following manner.

Connect a 1.5K ohm 10 watt resistor paralleled by a 0.15 μ F AC type capacitor, between a good earth ground (water pipe, conductor etc.) and the exposed metallic parts, one at a time.


Measure the AC voltage across the combination of the 1.5K ohm resistor and 0.15 uF capacitor. Reverse the AC plug at the AC outlet and repeat the AC voltage measurements for each exposed metallic part.

The measured voltage must not exceed 0.3V RMS. This corresponds to 0.5mA AC. Any value exceeding this limit constitutes a potential shock hazard and must be corrected immediately.

The resistance measurement should be done between accessible exposed metal parts and power cord plug prongs with the power switch "ON". The resistance should be more than 6M ohms.

PRODUCT SAFETY NOTICE

Many electrical and mechanical parts in this TV receiver have special safety-related characteristics. These characteristics are offer passed unnoticed by visual spection and the protection afforded by them cannot necessarily be obtained by using replacement components rates for a higher voltage, wattage, etc. The replacement parts which have these special safety characteristics are identified by \triangle marks on the schematic diagram and on the parts list. Before replacing any of these components, read the parts list in this manual carefully. The use of substitute replacement parts which do not have the same safety characteristics as specified in the parts list may create shock, fire, X-RAY RADIATION or other hazards.



Product Specification

Reference No. : **LC32ABHM**
Revision : **0**
Date : **2006.01.23**
Page : **P.1 of 8**

Model No. : **LC32ABHM**
Customer Model No. : **LCT3226**
Design Code : **LC32AB**

BOM No. : **LC32AB**

Artwork Ass'y No. : **580-L32ABHM-TU01L**

Description : **AKAL LCD TV 32" NTSC AC100V-240 V AC USA**

Checked By: **Electronic Engineer** _____

Mechanical Engineer _____

Approved By: **Engineering Manager** _____

Approved By: **PM Department Head** _____

DOC Rev NO.	The Latest Revision Details	DATE
0	Initial Release	

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : **LC32ABHM**

Revision : 0

Date

: 2006.01.23

Page : P. 2 of 8

General Description

1. Main features	
Production Description	AKAL LCD TV 32" NTSC AC100V-240VAC USA
Panel Supplier and Model	CHIMEI V320B1-L01
Chips Solution	MK8205
Market	USA
1.1 VIDEO SECTION	
Display size	32"/16:9
Display Resolution	1366 X 768
Pixel Pitch	0.1730mmX0.5190mm
Peak Brightness	550(nits)
Contract Ratio	1000:1, Typical (1/100 White Window, Dark Room)
View Angle	Hor. And Vert. 170 degree
Color Deeps	16.7M Color (R / G/ B each 256 Scales)
PC Resolution Supporting	VGA, SVGA, XGA, WXGA
HDTV Compatible	480i / 480p / 720p / 1080i
Progressive Scanning	Yes
Film Mode Pull Down	Yes
"GAMMA" Correction	Yes
Color Temperature Control	Yes
Comb Filter	Yes
Second De-interlace for Sub picture	No
Wide Mode	Full, Fill Aspect Ratio, Nonliner, LB to 16:9, LB subtitles to 16:9 or Anamorphic
TV System	NTSC M
Dual Tuner System	No
AV Input Color System	PAL /NTSC
PIP	Basic mode (video on graphic mode, resolution 1024×768)
1.2 AUDIO SECTION	
Audio Output Power	10W×2 Max.(8 ohm)
Sound Effect	NO
Tone Control	Yes
1.3 Input Terminals	D-Sub 15 Pin Type(Analog-RGB Input) ×1 DVI-D with HDCP (29 Pin) ×1 Component Video-YPbPr/YCbCr ×2 RCA Terminals S-Video Input (Mini Din 4Pin) ×1 Video Input RCA Terminals Y / Pb / Pr, Y / Cb / Cr (RCA Type) ×2 Stereo Audio Input for YPbPr / YCbCr x 2 (3.5mm Phone Type) ×1
1.4 Output Terminals	Audio Output (RCA ; L&R Type) ×1
1.5 Others	
Closed Caption / V-Chip	Yes
Teletext No	
OSD Language	English, Français, Español

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : LC32ABHM
Revision : 0
Date : 2006.01.23
Page : P. 3 of 8

Stereo Decode	MTS with SAP
Power Rating	AC 100-240V, 50/60Hz
Power Consumption	200W

1.6 Support the Signal Mode

This machine can support the different from VGA signal mode in 11 kinds


No	Resolution	Horizontal Frequency(Hz)	Vertical Frequency(KHz)	Dot Clock Frequency(MHz)
1)	640×480	31.50	60.00	25.18
2)	640×480	37.86	72.81	31.50
3)	800×600	35.16	56.25	36.00
4)	800×600	37.90	60.32	40.00
5)	800×600	46.90	75.00	49.50
6)	800×600	48.08	72.19	50.00
7)	1024×768	48.40	60.00	65.00
8)	1024×768	56.50	70.00	75.00
9)	1024×768	60.00	75.00	78.75
10)	1280×720	45.00	60.00	108.04
11)	1280×1024	64.00	60.01	108.00

1.7 HDTV Mode (YPbPr)

No	Resolution	Horizontal Frequency(KHz)	Vertical Frequency(Hz)	Dot Clock Frequency(MHz)
1)	480i	15.734	59.94	13.50
2)	480p(720×480)	31.468	59.94	27.00
3)	720p(1280×720)	45.00	60.00	74.25
4)	1080i(1920×1080)	33.75	60.00	74.25

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : **LC32ABHM**
 Revision : 0
 Date : 2006.01.23
 Page : P. 4 of 8

2. LCD local control button	Main power : push switch Channel +/- volume up/down menu input. standby : soft touch
3. Led indicators :	Power on: Green Standby: Red
4. OSD language	English, Français, Español
5. OSD	Full on screen display
<p>6. Remote control unit Customer Remote Code: 609F(NEC)</p> <p>1 POWER button 2 MUTE button 3 0-9 DIGITAL button 4 PIP button 5 SOURCE button 6 PIP SIZE button 7 PIP POS button 8 VOL +/- button 9 CH +/- button 10 MTS button 11 UP/DOWN,LEFT/RIGHT ENTER buttons 12 SYSTEM button 13 MENU button 14 V-CHIP button 15 CCD button 16 FREEZE button 17 DISPLAY buttons 18 FAVORITE button 19 ADD/ERASE buttons 20 SOUND button 21 PIC SIZE button 22 P.MODE button 23 ZOOM button 24 RECALL button 25 SLEEP button</p>	 <p style="text-align: right;">E7501-051001</p>
7. Safety standard	UL/FCC/cUL
8. EMC standard	15 Parts of the FCC rules,CLASS B
9. Performance standard	LCD-TV Standard
10. Accessories	Battery 2pcs User Manual 1pcs AC Cable 1pcs Remote Control 1pcs The Accessories box 1pcs

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : LC32ABHM
 Revision : 0
 Date : 2006.01.23
 Page : P. 5 of 8

Technical Data

1. Chassis		MICO
2. Power supply	TV	AC 100-240 V, 50/60Hz
	Remote controller	Battery 3V (UM-4/R03/AAA×2)
3. TV system	RF input	NTSC M
	Video input	PAL/NTSC 3.58/NTSC 4.43
4. Receiving channels	TV	VHF-L : 2~6CH VHF-H : 7~13CH UHF : 14~69CH
	CATV	1~125CH
5. Intermediate frequencies	Picture	45.75MHz
6. Scanning	Horizontal (Hz)	15625/15750
	Vertical (Hz)	50/60
7. AC plug		UL Plug
8. Panel		V320B1-L01
9. Speaker	Internal	8 ohm 10W (max) ×2
10. Operating temperature	Fulfill all specifications	15 C ~ 30 C
	Accept picture/sound reproduction	5 C ~ 33 C
11. Operating relative humidity	Fulfill all specifications	45% ~ 75%
	Accept picture/sound reproduction	20% ~ 80%
12. Electrical & optical specification		See the attachment 1.
13. Circuit diagram drawing No.		LC32ABHM
15. Cabinet		
16. Cabinet color		
17. Packing		1 set per
18. Container stuffing method		RD/05/P/LC32HAB/CSI/02 REV: 01
19. Dimension (mm) (No packing)	LCD-TV	988(W) x 514(H) x 94(D)mm (w/o Stand)
		988(W) x 582(H) x 268(D)mm (with Stand)
	Remote control unit	183(L) x 53(W) x 28(T)mm
20. Net weight	LCD-TV	15.5Kg (with Stand) approx.
	Remote controller	70g (approx.)
21. Cell Defect		Subject to Panel supplier specification

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : LC32HAB001
 Revision : 0
 Date : 2006.01.23
 Page : P. 6 of 8

Attachment 1: Electrical & Optical Specification

No.	Items		Instruction		Typical	Limit	Unit
1	Video sensitivity		For 30dB S/N		44	≤51	dBuV
2	FM sound sensitivity		For 30dB S/N		21	≤35	dBuV
3	Color sensitivity		For RF transmission		37	≤40	dBuV
4	CCD sensitivity		TV screen refreshes 40 times number of mistakes≤8		43	≤50	dBuV
5	Minimum NICAM threshold		Without crackline noise		N/A	N/A	dBuV
6	Stereo Channel Separation		BTSC.		18	≥15	dB
7	AGC static characteristic		Accept. Picture/Sound repr.		90	≥90	dBuV
8	Selectivity		Adjacent sound carrier		30	≥28	dB
			Below adjacent sound carrier		30	≥30	
			Adjacent picture carrier		45	≥40	
			Up adjacent picture carrier		40	≥30	
9	IF rejection				55	≥45	dB
10	Image rejection		VHF		57	≥45	dB
			UHF		55	≥40	
11	AFT pull-in range				±1.0	≥ ±1.0	MHz
12	Chroma sync pull-in range				±500	≥ ±200	Hz
13	Color killer function				-11	≤-10	dB
14	Resolution	RF	Horizontal	PAL	300	≥300	Lines
				NTSC	260	≥240	Lines
			Vertical	PAL	410	≥400	Lines
				NTSC	320	≥300	Lines
		Video	Horizontal		450	≥450	Lines
			Vertical		400	≥400	Lines

15	Color Coordination	White	Xw	Full Pattern	0.295	0.295±0.02	
			Yw		0.300	0.300±0.02	
16	View Angle(Lo/3)	Horizontal			170	≥170	Degree
		Vertical					
17	Overscan		Cross hatch signal		96	94~98	%
18	Picture position		In all direction		±2	≤ ±3	mm
19	H sync pull-in range				±400	≥ ±200	Hz
20	V sync pull-in range				6	≥6	Hz
21	Audio frequency response		±3dB ref. to 1KHz		0.15~12	0.2~12	KHz

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : LC32HAB001
Revision : 0
Date : 2006.01.23
Page : P. 7 of 8

22	Max Audio Output Power		7×2	≥5.0×2	W
23	Audio output power 10% THD	1KHz 10% THD	6×2	≥4.0×2	W
24	THD	Po=0.5W	0.5	≤3	%
25	Signal to buzz ratio	coeighting	50	≥30	dB
26	Minimum volume hum	coeighting	6	≤10	mVrms
27	Maximum woofer output power		N/A	N/A	W
28	Woofer audio frequency response	±3dB ref. to 15Hz AV mode	N/A	N/A	Hz
29	Tone low frequency	100Hz ref. to 1KHz AV mode	±8	≥ ±3	dB
30	Tone high frequency	10KHz ref. to 1KHz AV mode	±8	≥ ±3	dB
31	Balance	Center	0	≤ ±2	dB
		Max.	3	>2	
		Min.	-35	≤-30	

32	Video input level		1.0	1±0.3	Vpp	
33	Audio input level* (1)		1.0 *	0.5±0.3	Vrms	
34	Video output level		N/A	N/A	Vrms	
35	Audio output level* (2)		0.3 *	0.5±0.3	Vrms	
36	AV Audio input max. level		2	≤2	Vrms	
37	AV Audio output L/R Separation		35	≥30	dB	
38	Power consumption	Operating	200	≤200	W	
		Stand by	3	≤5	W	
39	IR receiving distance	0 Degree	7	≥6	m	
40	IR receiving angle	left/right	5m	60	≥45	Degree
		Up/down		20	≥15	Degree
41	Dielectric strength	DC 3KV 1min.	5	≤10	mArms	
42	The vibration noise from electromagnetic devices in LCD- TV set	The distance between the tester and the LCD-TV set is four times as many as the screen height	No obvious vibration noise can be heard			

KAWA ELECTRONIC RESEARCH & DEVELOPMENT CENTRE

Reference No : LC32HAB001
Revision : 0
Date : 2006.01.23
Page : P. 8 of 8

Test Condition

All tests shall be performed under the following conditions unless otherwise specified

1	Picture Modulation	87.5%
2	Sound Modulation	27KHz Dev. For DK/I/BG 15KHz Dev. For M/N
3	Picture to Sound Ratio	10dB
4	Sound Artificial Load Resistor	8 ohm
5	Video signal	Stair and Special
6	Audio signal	1KHz sine wave 0.5Vrms
7	Other conditions: A. Switch LCD-TV on and let it warm up for more than 30 minutes. Viewing distance: 3H (H: Panel High) in front of LCD, about 2M. Ambient light: $\leq 0.1 \text{ cd/ m}^2$ B. Brightness, Contrast, Saturation, Tint, sharpness set at normal. C. Connect RMS volt meter to speaker terminals and adjust the LCD volume to get 500mW RMS power at each terminals. D. With image sticking protection of LCD module. The luminance will descend by time on a same still screen and rapidly go down in 5 minutes, when measuring the color tracking and luminance of a same still screen, be sure to accomplish the measurement in one minute to ensure its accuracy. E. Due to the structure of LCD module. The extra-high-bright same screen should not hold over 5 minutes for fear of branding on the panel. F. RF test point: Video output.	
8	Note: *(1) Now this project cannot fit the limited spec. the typical audio input level is 1.0 Vrms, *(2) The audio out level is controlled by the volume level, the range is from 0 to 0.5Vrms.	

1.Do not power on .

1.1 Please check AC cable if connect to AC plug.

Is true the connector don't connect to AC plug. Please connect it.

2.2 Please check AC cable if connect to AC power.

Is true the AC cable don't connect to AC power. Please connect it.

3.3 Please check power board of fuse if broken.

If the F1 fuse is broken, Please pull out the AC cable from AC power. Please check AC L power and AC N ground by multimeter, The read number is infinite, the fuse is broke. then look up power board if not burn out place. Is true it. Please change power board or be changed power board.

2. The power on switch of green extinguish.

2.1 The power of led(indicator light) is red light, To touch power on key when indicator light wink.

Is true that the power DC output have somewhere short circuit.

Please check connector J1,J21 and TV board J3,J1. If not connector direction is wrong.

Or the connect wire is direction is wrong.

3.The power is normal work ,but don't backlight.

3.1 The indicator light work normal (green light).

Please check Main board of transistor Q6 collect if not has +5v voltage.


Is true Q6 collect hasn't +5v ,To check Q6 if fail.

3.2 Please check backlight of connector if not it direction is wrong or the connector of wire compositor direction is wrong.


..The panel backlight(inverter) connector of wire compositor direction follow down:

Pin No.	Symbol	Description
1	VBL	+24V Power input
2		
3		
4		
5	NC	NC
6	GND	Ground
7		
8		
9	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
10	E_PWM	External PWM control signal E_PWM should be connected to low when internal PWM was selected (SEL = low).
11	I_PWM	Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).
12	BLON	Backlight on/off control

.To control Backlight circuit diagram follow down:



PCB photo follow down:




To check connector J12 of the first pin if it have +5V voltage. It's true , than to check power board of +24v voltage ,It's true. The panel of backlight board is fail. The change panel of backlight board.

4. The screen don't have picture But have backlight.

4.1 To check to panel of voltage ,To check main board of J10 of the twenty eighth ,ninth and thirtieth . It's true +5v voltage.

Circuit diagram follow down:




The panel of connector define diagram follow down:

CNF1 Connector Pin Assignment


Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	SELLVDS	Select LVDS data format	(5)
4	NC	No Connection	(2)
5	NC	No Connection	
6	ODSEL1	Overdrive Lookup Table Selection	(4)
7	ODSEL2	Overdrive Lookup Table Selection	
8	GND	Ground	
9	RX0-	Negative transmission data of pixel 0	
10	RX0+	Positive transmission data of pixel 0	
11	RX1-	Negative transmission data of pixel 1	
12	RX1+	Positive transmission data of pixel 1	
13	RX2-	Negative transmission data of pixel 2	
14	RX2+	Positive transmission data of pixel 2	
15	RXCLK-	Negative of clock	
16	RXCLK+	Positive of clock	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	GND	Ground	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Main board connect wire photo follow down:




4.2 To check the main board +5V voltage. To check the main board IC U34 of the first pin if +5V voltage or check FB L51. If it's true +5V voltage, then check the main board of F1 if +5V voltage. If not, again to check Q17 of base is high level or low level. If high level is OK. If low level is fail.

The circuit diagram follow down:



PCB




5. The remote control don't be control.

6.1 The check batteries of remote control if it run out of .

6.2 To check main board of connector J14 of wire connect fastness and the connector of wire open.


The circuit diagram follow down:



6. The sound don't output.


7.1 To check TV board +24v voltage ,It's true not +24v voltage. Then check diode D11 if open and IC U1,U3 short

The circuit diagram follow down:










MT8205E (PBGA388) LCDTV BOARD 4 LAYERS








1. INDEX
2. LDO
3. MT8205E PBGA388
4. MT8205 ANALOG DECOUPLING
5. DDR MEMORY & FLASH
6. VGA IN & PC AUDIO IN
7. VIDEO IN & TUNER IO
8. AUDIO/VIDEO IN CIRCUIT
9. DVI INPUT
10. LVDS/CRT/TTL OUT
11. BACK LIGHT / KEYPAD
12. WM8776 & A/V BYPASS
13. ATSC INTERFACE
14. PDP INTERFACE




RSRXD	RSRXD	6
RSTXD	RSTXD	8
PCRXD	PCRXD	13
PCTXD	PCTXD	13
RXD	RXD	3,13
SCL	SCL	7,10
SDA	SDA	7,10
URST#	URST#	3
+12V	+12V	7,10,13,14
TUNER_12V	TUNER_12V	7
8205UP3_1	8205UP3_1	3
PWR_GND	PWR_GND	11
INVERTER_PWR	INVERTER_PWR	11
GPIO_DVDT1	GPIO_DVDT1	3
DV18A	DV18A	2,3




- 1 M1 1 M2 1 M3
- 1 V1 1 V2 1 V3 1 V4
















Power ON alive source












MT8205 ANALOG DECOUPLING & DIGITAL DECOUPLING

DV18A	DV18A	1,2,3
DACVREF	DACVREF	3
DACFS	DACFS	3
ADCPDLLVDD1	ADCPDLLVDD1	3
ADCPDLLVDD	ADCPDLLVDD	3
APLLVDD	APLLVDD	3
ANALOGVDD	ANALOGVDD	3
VPDLLVDD	VPDLLVDD	3
LVDDA	LVDDA	3
ADCVD0	ADCVD0	3
ADCVD1	ADCVD1	3
AVCM	AVCM	3
VOCM	VOCM	3
VICM	VICM	3
VREFP4	VREFP4	3
VREFN4	VREFN4	3
ADCVD00	ADCVD00	3
ADCVD04	ADCVD04	3
PWM2VREF	PWM2VREF	3
AUXTOP	AUXTOP	3
AUXBOTTOM	AUXBOTTOM	3
REXTA	REXTA	3
APLL_CAP	APLL_CAP	3
XTALI	XTALI	3
XTALO	XTALO	3








- A_DQS[0..3] A_DQS[0..3] 3
- A_RA[0..11] A_RA[0..11] 3
- A_BA[0..1] A_BA[0..1] 3
- A_DQM[0..1] A_DQM[0..1] 3
- A_DQM[0..1] A_DQM[0..1] 3
- A_CLK A_CLK 3
- A_CLK# A_CLK# 3
- A_CKE A_CKE 3
- A_CSP# A_CSP# 3
- A_RAS# A_RAS# 3
- A_CAS# A_CAS# 3
- A_WE# A_WE# 3
- SDV25 SDV25 3
- VREF VREF 3
- WTR# WTR# 13
- PCE# PCE# 3
- F_OE# F_OE# 3
- F_D[0..7] F_D[0..7] 3
- F_A[0..20] F_A[0..20] 3










VGA_IN_L	VGA_IN_L	12
VGA_IN_R	VGA_IN_R	12
HSYNC_VGA	HSYNC_VGA	3
VGAVSYNC#	VGAVSYNC#	3
RED_GND	RED_GND	8
GRN_GND	GRN_GND	8
BLU_GND	BLU_GND	8
RED	RED	8
GREEN	GREEN	8
BLUE	BLUE	8
RSRXD	RSRXD	1
RSTXD	RSTXD	1



MiCO Confidential		
Title MiCO LCD TV - MediaTek MT8205 Solution		
Size B	Doc Number VGA IN&PC AUDIO IN	Rev V1.2
Date: Wednesday, October 19, 2005	Sheet 6	of 15

Y	Y_GND	8
Y	Y_GND	8
CB	CB_GND	8
CB	CB_GND	8
CR	CR_GND	8
CR	CR_GND	8
SOY	SOY	3
SY	SY_IN	8
SY	SY_GND1	8
SC	SC_IN	8
SC	SC_GND1	8
AV2	AV2_IN	8,12
AV2	AV2_GND	8
TV	TV_GND	8,12
TV	TV_GND	8,12
AV1	AV1_IN	8,12
AV1	AV1_GND	8
SIF1	SIF1_OUT	8
SIF1	SIF1_OUT	8
SCL	SCL	1,10
SDA	SDA	1,10
TUNER_12V	TUNER_12V	1
OG0[0..6]	OG0[0..6]	3,9,13
OR02	OR02	3
AV_L	AV_L	12
AV_R	AV_R	12
YPBPR1_L	YPBPR1_L	12
YPBPR1_R	YPBPR1_R	12
YPBPR2_L	YPBPR2_L	12
YPBPR2_R	YPBPR2_R	12
DVI_L	DVI_L	12
DVI_R	DVI_R	12
+12V	+12V	1,10,13,14
OG06	OG06	3
GPIO_DVB0	GPIO_DVB0	3
GPIO	GPIO	3,10
GPIO_DVD2	GPIO_DVD2	3
IR	IR	3,11




- VGASOG >> VGASOG 3
- RED+ >> RED+ 3
- RED- >> RED- 3
- GREEN+ >> GREEN+ 3
- GREEN- >> GREEN- 3
- BLUE+ >> BLUE+ 3
- BLUE- >> BLUE- 3
- CB+ >> CB+ 3
- CB- >> CB- 3
- CR+ >> CR+ 3
- CR- >> CR- 3
- Y+ >> Y+ 3
- Y- >> Y- 3
- SY+ >> SY+ 3
- SY- >> SY- 3
- SC+ >> SC+ 3
- SC- >> SC- 3
- CVBS0+ >> CVBS0+ 3
- CVBS0- >> CVBS0- 3
- CVBS1+ >> CVBS1+ 3
- CVBS1- >> CVBS1- 3
- CVBS2+ >> CVBS2+ 3
- CVBS2- >> CVBS2- 3
- MPX1 >> MPX1 3
- MPX2 >> MPX2 3





OUTPUT

- Y >> Y 7
- Y_GND >> Y_GND 7
- CB >> CB 7
- CB_GND >> CB_GND 7
- CR >> CR 7
- CR_GND >> CR_GND 7
- SOY >> SOY 3,7
- SY_IN >> SY_IN 7
- SY_GND1 >> SY_GND1 7
- SC_IN >> SC_IN 7
- SC_GND1 >> SC_GND1 7
- AV2_IN >> AV2_IN 7,12
- AV2_GND >> AV2_GND 7
- TV >> TV 7,12
- TV_GND >> TV_GND 7
- AV1_IN >> AV1_IN 7,12
- AV1_GND >> AV1_GND 7
- SIF1_OUT >> SIF1_OUT 7
- AF1_OUT >> AF1_OUT 7
- RED >> RED 6
- GREEN >> GREEN 6
- BLUE >> BLUE 6
- RED_GND >> RED_GND 6
- GRN_GND >> GRN_GND 6
- BLU_GND >> BLU_GND 6


INPUT



FROM Tuner



VI0_23 <>> VI0_23
 DVIODCK <>> DVIODCK
 DVIDE <>> DVIDE
 DVIHSYNC <>> DVIHSYNC
 DVIHSYNC <>> DVIHSYNC
 820SUP1_2 <>> 820SUP1_2
 OG04 <>> OG04
 F_A21 <>> F_A21
 DVISCL R167 <>> R DVIPOD#
 DVICAB R177 <>> 0_820SUP1_2



Add By MTK

Add By MTK

U18
Si1161B

U19
Si1169
TOFP100/SMD

CHANGE

ADD BY MTK

CHANGE

WHEN USE Si1169/Si1161 ADD R175, NC R345
WHEN USE Si1169 ADD R345, NC R175

Add by MTK

WHEN USE Si1169/Si1161 ADD

When use Si1169/Si1169 R172, NC, Add R326
When use Si1161 R326, NC, Add R172


When Si1169/Si1161 R346 NC
Add R347

DVISCL REPLACE OCK_INV NET
DVISDA REPLACE ST
WHEN Si1161 ADD R173 R174
WHEN Si1169/ Si1169 R173 R174 NC

WHEN USE Si1169 add R331, R332 4.7k
WHEN USE Si1161 NC R331 R332

When use Si1169/Si1161 ADD R333

+12V	>>>+12V	1,7,13,14
CLK1+	>>>CLK1+	3
CLK1-	>>>CLK1-	3
API0_7J	>>>API0_7J	3
ANU_6J	>>>ANU_6J	3
R	>>>R	3
G	>>>G	3
B	>>>B	3
VSYNC	>>>VSYNC	3
HSYNC	>>>HSYNC	3
SCL	>>>SCL	1,7
SDA	>>>SDA	1,7
OR06	>>>OR06	3
GPIO	>>>GPIO	3,7
OR01	>>>OR01	3,14
OR03	>>>OR03	3,14
OR05	>>>OR05	3
8205UP1_4	>>>8205UP1_4	3
SCL1	>>>SCL1	12
SDA1	>>>SDA1	12
SCL_8205	>>>SCL_8205	3
SDA_8205	>>>SDA_8205	3





LVDS OUT(Include PDP and 32' LCD LVDS interface)

WHEN USE LG V6 PDP ,ADD R185 R286 ,Must del R193 R194
 WHEN USE LG V7 PDP ,ADD R185 R286 R179
 WHEN USE SamsungSD1 PDP ,ADD R186 R187 R185 R286
 WHEN USE Fujitsu 42 PDP ,ADD R179 R186 R187 R185 R286 R291 R293.REMOVE R178 R290 R292




**WHEN NOT USE PDP ADD L49 R178 R290 R292
 REMOVE R179 R185 R186 R187 R291 R293**

OR01	>>>OR01	3,14
OR03	>>>OR03	3,14

4.7K REPALAC 47K




- OBO[0..7] >> OBO[0..7] 3
- IR >> IR 3.7
- PWR_GND >> PWR_GND 1
- INVERTER_PWR >> INVERTER_PWR 1
- OBO0 >> OBO0 3
- OBO1 >> OBO1 3
- OBO2 >> OBO2 3
- OBO3 >> OBO3 3
- OBO4 >> OBO4 3
- OBO5 >> OBO5 3
- OBO6 >> OBO6 3
- OBO7 >> OBO7 3
- 8205UP3_0 >> 8205UP3_0 3
- PWM0 >> PWM0 3.14
- 8205UP1_2 >> 8205UP1_2 3.9
- PWR_GND >> PWR_GND 1




- VGA_IN_L >> VGA_IN_L 6
- VGA_IN_R >> VGA_IN_R 6
- YPBPR1_L >> YPBPR1_L 7
- YPBPR1_R >> YPBPR1_R 7
- YPBPR2_L >> YPBPR2_L 7
- YPBPR2_R >> YPBPR2_R 7
- DVI_L >> DVI_L 7
- DVI_R >> DVI_R 7
- DACSCLK >> DACSBCLK 3
- DACMCLK >> DACMCLK 3
- DACLRC >> DACLRC 3
- DOUT >> DOUT 3
- AOSDATA1 >> AOSDATA1 3
- AOSDATA3 >> AOSDATA3 3

- MUTE >> MUTE 3
- PWM0 >> PWM0 3,11
- +12V >> +12V 1,7,10,13,14
- TV >> TV 7,8
- AV_L >> AV_L 7
- AV_R >> AV_R 7
- AV1_IN >> AV1_IN 7,8
- AV2_IN >> AV2_IN 7,8



- ORO4 >> ORO4 3
- ORO7 >> ORO7 3
- OS07 >> OS07 3
- PWM1 >> PWM1 3
- SCL1 >> SCL1 10
- SDA1 >> SDA1 10



A/V Bypass






AUDIO BYPASS.




MICO Confidential		
Title	MICO LCD TV - MediaTek MT8205 Solution	
Size	Doc Number	Rev
C	WM8776/WM8766/AUDIO CODEC	V1.2
Date	Wednesday, October 19, 2005	Sheet 12 of 15

- +12V >> +12V 1,7,10,14
- TXD >> TXD 1,3
- RXD >> RXD 1,3
- DVI_VSYNC >> DVI_VSYNC 3,9
- DVI_HS_SYNC >> DVI_HS_SYNC 3,9
- DVI_DE >> DVI_DE 3,9
- DVI_ODCK >> DVI_ODCK 3,9
- 8205UP1_3 >> 8205UP1_3 3
- DAC_MCLK >> DAC_MCLK 3,12
- DAC_BCLK >> DAC_BCLK 3,12
- DAC_LRC >> DAC_LRC 3,12
- READY# >> READY# 3
- REQUEST# >> REQUEST# 3


- OGO4 >> OGO4 3,9
- OGO5 >> OGO5 3
- OGO6 >> OGO6 3,7
- VI[0..23] >> VI[0..23] 3,9
- OGO3 >> OGO3 3
- OGO1 >> OGO1 3
- OGO2 >> OGO2 3
- OGO0 >> OGO0 3
- SW >> SW 3
- PCR_XD >> PCR_XD 1
- PCT_XD >> PCT_XD 1
- WE# >> WE# 3
- PWR# >> PWR# 5



SW	Function
0	PC <-> MT5351 U0 MT5351 U2 <-> MT8205
1	PC <-> MT8205 PC <-> MT5351 U0RX




Trace width of 12V>30mil
Trace width of 5V >40mil




"GND Need Very Strong"

DIP8/W/H/P2.54
TXD_0:MT5351 Transmit
RXD_0:MT5351 Receiver
TXD_2:MT5351 & MT8205 Communication
RXD_2:MT5351 & MT8205 Communication






WHEN OGO4 HIGH , DVI OUPUT
WHEN OGO4 LOW ,ATSC OUPUT


ADD 22/9




1,7,10,13
3,10
3,10
3,11
3



USE WHEN LG V6



USE WHEN LG V6




MiCO Confidential		
Title MiCO LCD TV - MediaTek MT8205 Solution		
Size A	Doc Number PDP interface	Rev V1.2
Date: Wednesday, October 19, 2005	Sheet 14	of 15

From V0.1 To V1.2 change item:












- 1,Add R109-10K;R107-4.7K;C135-56pF;0603-R88,R91,R104,R106-0欧姆.0805-R96,R99,R101-0欧姆
- 2,Reset IC 增加5V Supply;DVI AUDIO ADD CONNECTOR J8.
- 3,ADIN4 CHANGE TO PWM0
- 4,ADD UP3_1 PULL HIGH R112 10K
- 5,ADD R113 0R

MiCO Confidential

Title		
MiCO LCD TV - MediaTek MT8205 Solution		
Size	Doc Number	Rev
A	History	V1.2
Date:	Wednesday, October 19, 2005	Sheet 15 of 15



TUNER1 SIFT BPF
NTSC 4.5MHz PAL 6MHz



REV	DATE	BY	CHKD
1			
<small>Copyright © 2000 Philips North America Consumer Electronics Philips reserves the right to make changes in specifications without notice.</small>			

TFT LCD Approval Specification

MODEL NO.: V320B1 - L01

Customer: _____

Approved by: _____

Note:

LCD TV Head Division	
AVP	郭振隆

QRA Dept.	TVHD / PDD		
	DDIII	DDII	DDI
Approval	Approval	Approval	Approval
陳永一	李汪洋	藍文錦	林文聰

LCD TV Marketing and Product Management Division	
Product Manager	徐子祥 陳立宜

- CONTENTS -

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 FEATURES		
1.3 APPLICATION		
1.4 GENERAL SPECIFICATIONS		
1.5 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 ELECTRICAL ABSOLUTE RATINGS		
2.2.1 TFT LCD MODULE		
2.2.2 BACKLIGHT UNIT		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD MODULE		
3.2 BACKLIGHT INVERTER UNIT		
3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS		
3.2.2 INVERTER CHARACTERISTICS		
3.2.3 INVERTER INTERFACE CHARACTERISTICS		
4. BLOCK DIAGRAM	-----	12
4.1 TFT LCD MODULE		
5. INTERFACE PIN CONNECTION	-----	13
5.1 TFT LCD MODULE		
5.2 BACKLIGHT UNIT		
5.3 INVERTER UNIT		
5.4 BLOCK DIAGRAM OF INTERFACE		
5.5 LVDS INTERFACE		
5.6 COLOR DATA INPUT ASSIGNMENT		
6. INTERFACE TIMING	-----	19
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. OPTICAL CHARACTERISTICS	-----	22
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		
8. DEFINITION OF LABELS	-----	26
8.1 CMO MODULE LABEL		
9. PACKAGING	-----	27
9.1 PACKING SPECIFICATIONS		
9.2 PACKING METHOD		
10. PRECAUTIONS	-----	29
10.1 ASSEMBLY AND HANDLING PRECAUTIONS		
10.2 SAFETY PRECAUTIONS		
11. MECHANICAL CHARACTERISTICS	-----	30

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	July 12,'04	All	All	Preliminary Specification was first issued.
		All	All	Approval Specification was first issued.
Ver 2.0	Sep. 15,'04	9	3.2.2	Input Voltage Min. : 21.6 → 22.8 Max. : 26.4 → 25.2
		12	4.1	Input Ripple Noise Note : $V_{BL}=21.6V \rightarrow V_{BL}=22.8V$ Inverter connector CN1 : S10B-PH-SM3-TB(JST) → S10B-PH-SM3-TB(D)(LF)(JST) CN2 : S12B-PH-SM3-TB(JST) → S12B-PH-SM3-TB(D)(LF)(JST) CN3-CN10:SM02 (8.0)B-BHS-1-TB(JST) → SM02 (8.0)B-BHS-1-TB(LF)(JST) CN11: S2B-ZR-SM3A-TF (JST) → S2B-ZR-SM3A-TF (D)(LF)(JST)
		14	5.2	Inverter connectors are modified as Section 4.1. The Drawing is modified to a detail one.
		15	5.3	Inverter connectors are modified as Section 4.1.
		22	7.1	Oscillating Frequency (Inverter) : $62 \pm 3 \rightarrow 62.5 \pm 3$ Color Chromaticity : Min Typ Max Rx : 0.618 → 0.621 0.648 → 0.651 0.678 → 0.681 Gx : 0.242 → 0.239 0.272 → 0.269 0.302 → 0.299 Gy : 0.576 → 0.567 0.606 → 0.597 0.636 → 0.627 By : 0.044 → 0.036 0.074 → 0.066 0.104 → 0.096
		30	11	The Drawing is modified.
		31	11	The Drawing is modified.
Ver 2.1	Dec. 20,'04	4	1.2	Contrast Ratio : 800:1 → 1000:1
		4	1.5	Weight : Min 5900→5700, Typ. 6100→5900, Max. 6300→6100
		7	3.1	Rush Current : Max. 1.7→3
		9	3.2.2	Oscillating Frequency : Min. 59.5 → 61.5,Max. 65.5→63.5
		13	5.1	CNF1 Connector Pin Assignment : Pin3 is modified.
		17	5.5	LVDS INTERFACE is modified.
		22	7.2	Contrast Ratio : Min.600 → 800,Typ. 800→1000 Response Time is modified. Color Chromaticity : Min Typ Max Rx : 0.621 → 0.622 0.651 → 0.652 0.681 → 0.682 Gx : 0.239 → 0.240 0.269 → 0.270 0.299 → 0.300 Gy : 0.567 → 0.559 0.597 → 0.589 0.627 → 0.619 Bx : 0.111 → 0.036 0.141 → 0.066 0.171 → 0.096 By : 0.036 → 0.038 0.066 → 0.068 0.096 → 0.098 Note are modified.
		30	11	The Drawing is modified.
		31	11	The Drawing is modified.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V320B1- L01 is a 32" TFT Liquid Crystal Display module with 16-CCFL Backlight unit and 1ch-LVDS interface. This module supports 1366 x 768 WXGA format and can display true 16.7M colors (8-bit/color). The inverter module for backlight is built-in.

1.2 FEATURES

- High brightness (550 nits)
- High contrast ratio (1000:1)
- Fast response time
- High color saturation NTSC 75%
- WXGA (1366 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for 50/60 Hz frame rate
- Ultra wide viewing angle : 176(H)/176(V) (CR>20) Super MVA technology
- 180 degree rotation display option

1.3 APPLICATION

- TFT LCD TVs

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	708.954(H) x 398.592 (V) (32.02" diagonal)	mm	(1)
Bezel Opening Area	714.96 (H) x 404.6 (V)	mm	
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.1730 (H) x 0.5190 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Hardness : 3H, Haze : 40% Anti-reflective coating < 2% reflection	-	

1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note	
Module Size	Horizontal(H)	759.25	760	760.75	mm	
	Vertical(V)	449.25	450	450.75	mm	
	Depth(D)	37.45	37.95	38.75	mm	To PCB cover
	Depth(D)	46.53	47.53	48.53	mm	To inverter cover
Weight	5700	5900	6100	g		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOF}	-	50	G	(3), (5)
Vibration (Non-Operating)	V _{NOF}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. ($T_a \leq 40$ °C).

(b) Wet-bulb temperature should be 39 °C Max. ($T_a > 40$ °C).


(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for $\pm X$, $\pm Y$, $\pm Z$.

Note (4) 10 ~ 200 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	6.0	V	(1)
Input Signal Voltage	V _{IN}	-0.3	3.6	V	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Lamp Voltage	V _W	—	3000	V _{RMS}	
Power Supply Voltage	V _{BL}	0	30	V	(1)
Control Signal Level	—	-0.3	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter	Symbol	Value			Unit	Note	
		Min.	Typ.	Max.			
Power Supply Voltage	V _{CC}	4.5	5.0	5.5	V	(1)	
Power Supply Ripple Voltage	V _{RP}	-	-	100	mV		
Rush Current	I _{RUSH}	-	-	3.0	A	(2)	
Power Supply Current	White	I _{CC}	-	1.48	-	A	(3)
	Black		-	0.85	-	A	
	Vertical Stripe		-	1.23	-	A	
LVDS Interface	Differential Input High Threshold Voltage	V _{LVTH}	-	-	+100	mV	
	Differential Input Low Threshold Voltage	V _{LVTL}	-100	-	-	mV	
	Common Input Voltage	V _{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R _T	-	100	-	ohm	
CMOS interface	Input High Threshold Voltage	V _{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V _{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:



Vcc rising time is 470us




Note (3) The specified power supply current is under the conditions at $V_{CC} = 5\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern



Active Area



3.2 BACKLIGHT INVERTER UNIT


3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS ($T_a = 25 \pm 2\text{ }^\circ\text{C}$)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Voltage	V_W	-	1280	-	V_{RMS}	$I_L = 4.5\text{mA}$
Lamp Current	I_L	4.0	4.5	5.0	mA_{RMS}	(1)
Lamp Starting Voltage	V_S	-	-	2450	V_{RMS}	(2), $T_a = 0\text{ }^\circ\text{C}$
		-	-	2360	V_{RMS}	(2), $T_a = 25\text{ }^\circ\text{C}$
Operating Frequency	F_O	40	-	70	KHZ	(3)
Lamp Life Time	L_{BL}	50,000	60,000	-	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P _{BL}	-	103	-	W	(5),(6), I _L = 4.5mA
Input Voltage	V _{BL}	22.8	24	25.2	V _{DC}	
Input Current	I _{BL}	-	4.3	-	A	Non Dimming
Input Ripple Noise	-	-	-	500	mV _{P-P}	V _{BL} =22.8V
Backlight Turn on Voltage	V _{BS}	2450	-	-	V _{RMS}	Ta = 0 °C
		2360	-	-	V _{RMS}	Ta = 25 °C
Oscillating Frequency	F _W	61.5	62.5	63.5	kHz	
Dimming frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	-	20	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency of the display input signals, and it may result in line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point of lamp.) as the time in which it continues to operate under the

condition at $T_a = 25 \pm 2^\circ\text{C}$ and $I_L = 4.0 \sim 5.0 \text{ mA}_{\text{RMS}}$.

Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL} . Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.


Note (6) To enhance the performance of backlight, the power consumption will increase to 1.5 times of the typical power consumption P_{BL} in the power on stage and 20 seconds later it will return to typical value. Thus, the power source capacity for inverter should be considered to supply the initial power consumption at power on duration.

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Parameter	Symbol	Test Condition	Value			Unit	Note	
			Min.	Typ.	Max.			
On/Off Control Voltage	ON	V_{BLON}	—	2.0	—	5.0	V	
	OFF		—	0	—	0.8	V	
Internal/External PWM Select Voltage	HI	V_{SEL}	—	2.0	—	5.0	V	
	LO		—	0	—	0.8	V	
Internal PWM Control Voltage	MAX	V_{IPWM}	$V_{\text{SEL}} = \text{L}$	—	—	3.0	V	minimum duty ratio
	MIN			—	0	—	V	maximum duty ratio
External PWM Control Voltage	HI	V_{EPWM}	$V_{\text{SEL}} = \text{H}$	2.0	—	5.0	V	duty on
	LO			0	—	0.8	V	duty off
Control Signal Rising Time	T_r	—	—	—	100	ms		
Control Signal Falling Time	T_f	—	—	—	100	ms		
PWM Signal Rising Time	T_{PWMR}	—	—	—	50	us		
PWM Signal Falling Time	T_{PWMF}	—	—	—	50	us		
Input impedance	R_{IN}	—	1	—	—	$\text{M}\Omega$		
BLON Delay Time	T_{on}	—	500	—	—	ms		
BLON Off Time	T_{off}	—	500	—	—	ms		


Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	SELLVDS	Select LVDS data format	(5)
4	NC	No Connection	(2)
5	NC	No Connection	
6	ODSEL1	Overdrive Lookup Table Selection	(4)
7	ODSEL2	Overdrive Lookup Table Selection	
8	GND	Ground	
9	RX0-	Negative transmission data of pixel 0	
10	RX0+	Positive transmission data of pixel 0	
11	RX1-	Negative transmission data of pixel 1	
12	RX1+	Positive transmission data of pixel 1	
13	RX2-	Negative transmission data of pixel 2	
14	RX2+	Positive transmission data of pixel 2	
15	RXCLK-	Negative of clock	
16	RXCLK+	Positive of clock	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	GND	Ground	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) Connector Part No.: FI-X30SSL-HF(JAE) or compatible

Note (2) Reserved for internal use. Left it open.

Note (3) Low : normal display (default), High : display with 180 degree rotation

Note (4) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL2	ODSEL1	Note
L	L	Lookup table was optimized for 60 Hz frame rate.
L	H	Lookup table was optimized for 50 Hz frame rate.
H	L	Reserved. Do not use.
H	H	Reserved. Do not use.

Note (5) Please refer to 5.5 LVDS INTERFACE (Page 17)

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN10 (Housing): BHR-03VS-1(JST)

Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White


Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST.

The mating header on inverter part number is SM02(8.0)B-BHS-1-TB(LF).

CN11 (Housing): ZHR-2 (JST) or equivalent

Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage (+)	Black
2	LV	Low Voltage (-)	White

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2, manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or equivalent.



5.3 INVERTER UNIT

CN1(Header):S10B-PH-SM3-TB(D)(LF)(JST) or equivalent.

Pin No.	Symbol	Description
1	VBL	+24V Power input
2		
3		
4		
5		
6	GND	Ground
7		
8		
9		
10		

CN2(Header): S12B-PH-SM3-TB(D)(LF)(JST) or equivalent..

Pin No.	Symbol	Description
1	VBL	+24V Power input
2		
3		
4		
5	NC	NC
6	GND	Ground
7		
8		
9	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
10	E_PWM	External PWM control signal E_PWM should be connected to low when internal PWM was selected (SEL = low).
11	I_PWM	Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).
12	BLON	Backlight on/off control

CN3-CN10(Header): SM02(8.0)B-BHS-1-TB(LF)(JST)


Pin No.	Symbol	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

CN11(Header): S2B-ZR-SM3A-TF(D)(LF)(JST) or equivalent

Pin No.	Symbol	Description
1	CCFL COLD	CCFL low voltage (+)
2	CCFL COLD	CCFL low voltage (-)

Note (1) Floating of any control signal is not allowed.

5.4 BLOCK DIAGRAM OF INTERFACE



- R0~R7 : Pixel R Data ,
- G0~G7 : Pixel G Data ,
- B0~B7 : Pixel B Data ,
- DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

5.5 LVDS INTERFACE

	SIGNAL		TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL INPUT			
	SELLVDS =L	SELLVDS =H	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVDS =L	SELLVDS =H		
24 bit	R0	R2	51	TxIN0	TA OUT0+	Rx 0+	27	Rx OUT0	R0	R2		
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3		
	R2	R4	54	TxIN2			30	Rx OUT2	R2	R4		
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5		
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6		
	R5	R7	3	TxIN6			TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7
	G0	G2	4	TxIN7			TA OUT1+	Rx 1+	37	Rx OUT7	G0	G2
	G1	G3	6	TxIN8	38	Rx OUT8			G1	G3		
	G2	G4	7	TxIN9	39	Rx OUT9			G2	G4		
	G3	G5	11	TxIN12	TA OUT1-	Rx 1-	43	Rx OUT12	G3	G5		
	G4	G6	12	TxIN13			45	Rx OUT13	G4	G6		
	G5	G7	14	TxIN14	TA OUT2+	Rx 2+	46	Rx OUT14	G5	G7		
	B0	B2	15	TxIN15			47	Rx OUT15	B0	B2		
	B1	B3	19	TxIN18			51	Rx OUT18	B1	B3		
	B2	B4	20	TxIN19	TA OUT2-	Rx 2-	53	Rx OUT19	B2	B4		
	B3	B5	22	TxIN20			54	Rx OUT20	B3	B5		
	B4	B6	23	TxIN21	TA OUT3+	Rx 3+	55	Rx OUT21	B4	B6		
	B5	B7	24	TxIN22			1	Rx OUT22	B5	B7		
	DE	DE	30	TxIN26			6	Rx OUT26	DE	DE		
	R6	R0	50	TxIN27	TA OUT3-	Rx 3-	7	Rx OUT27	R6	R0		
	R7	R1	2	TxIN5			34	Rx OUT5	R7	R1		
	G6	G0	8	TxIN10	TA OUT3+	Rx 3+	41	Rx OUT10	G6	G0		
	G7	G1	10	TxIN11			42	Rx OUT11	G7	G1		
	B6	B0	16	TxIN16			49	Rx OUT16	B6	B0		
	B7	B1	18	TxIN17	TA OUT3-	Rx 3-	50	Rx OUT17	B7	B1		
RSVD 1	RSVD 1	25	TxIN23	2			Rx OUT23	NC	NC			
RSVD 2	RSVD 2	27	TxIN24	3			Rx OUT24	NC	NC			
RSVD 3	RSVD 3	28	TxIN25	5	Rx OUT25	NC	NC					
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK				
				TxCLK OUT-	RxCLK IN-							

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or "L".

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																							
		Red								Green								Blue							
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1	B0
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0		
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0		
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0		
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0		
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:		
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0		
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	0		
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1		

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS

The input signal timing specifications are shown as the following table and timing diagram.


Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	86	88	MHz	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr5	47	50	53	Hz	(2)
		Fr6	57	60	63	Hz	(3)
	Total	Tv	778	795	888	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	-
	Blank	Tvb	10	27	120	Th	-
Horizontal Active Display Term	Total	Th	1436	1798	1936	Tc	Th=Thd+Thb
	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	70	432	570	Tc	-

Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.


(2) (ODSEL2, ODSEL1) = (L,H). Please refer to 5.1 for detail information.

(3) (ODSEL2, ODSEL1) = (L,L). Please refer to 5.1 for detail information.

INPUT SIGNAL TIMING DIAGRAM




LVDS RECEIVER INTERFACE TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I _L	4.5 ± 0.5	mA
Oscillating Frequency (Inverter)	F _w	62.5 ± 3	KHz


7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note	
Contrast Ratio		CR	Viewing Normal Angle	800	1000	-	-	(2)	
Response Time		Gray to gray average		-	8	12	ms	(3)	
Center Luminance of White		L _C		450	550	-	cd/m ²	(4)	
Average Luminance of White		L _{AVE}		400	450	-	cd/m ²		
White Variation		δW		θ _x =0°, θ _y =0°	-	-	1.3	-	(7)
Cross Talk		CT		-	-	4.0	%	(5)	
Color Chromaticity	Red	R _x		Viewing Normal Angle	0.622	0.652	0.682	-	(6)
		R _y			0.302	0.332	0.362	-	
	Green	G _x			0.240	0.270	0.300	-	
		G _y			0.559	0.589	0.619	-	
	Blue	B _x	0.111		0.141	0.171	-		
		B _y	0.038		0.068	0.098	-		
	White	W _x	0.255		0.285	0.315	-		
W _y	0.263	0.293	0.323		-				
Color Gamut		CG	72		75		%	NTSC	
Viewing Angle	Horizontal	θ _{x+}	CR≥20		80	88	-	Deg.	(1)
		θ _{x-}		80	88	-			
	Vertical	θ _{y+}		80	88	-			
		θ _{y-}		80	88	-			

Note (1) Definition of Viewing Angle (θ_x, θ_y):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$


L255: Luminance of gray level 255

L 0: Luminance of gray level 0


$$CR = CR (5)$$

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (8).

Note (3) Definition of Response Time (T_R, T_F):



Note (4) Definition of Gray to Gray Switching Time :



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0, 63, 127, 191, 255 to each other .

Note (5) Definition of Luminance of White (L_C , L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L (5)$$

$$L_{AVE} = [L (1)+ L (2)+ L (3)+ L (4)+ L (5)] / 5$$

$L (x)$ is corresponding to the luminance of the point X at the figure in Note (8).


Note (6) Definition of Cross Talk (CT):

$$CT = | Y_B - Y_A | / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m^2)



Note (7) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (8) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points


$$\delta W = \text{Maximum} [L (1), L (2), L (3), L (4), L (5)] / \text{Minimum} [L (1), L (2), L (3), L (4), L (5)]$$




8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V320B1-L01
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
- (c) Serial ID: XXXXXXXXYMDLNNNN



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 0~9, for 2000~2009
 Month: 1~9, A~C, for Jan. ~ Dec.
 Day: 1~9, A~Y, for 1st to 31st, exclude I, O, and U.
- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions : 906(L) X 384 (W) X 580 (H)
- (3) Weight : approximately 28Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method




Figure. 9-2 Packing method

10. PRECAUTIONS


10.1 ASSEMBLY AND HANDLING PRECAUTIONS


- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas.
The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.

11. MECHANICAL CHARACTERISTICS





Basic Operations & Circuit Description

Main Electric Components

(1). MODULE:

There are 1 pc. panel and 2 pcs. PCB including 1 pc. INVERTER board(L), 1 pc. T-CONTROL board,

(2).SIGNAL PROCESS

There are 4 pcs. PCBs including

- 1 pc. Audio&Tuner board,
- 1 pc. Main digital board,
- 1 pc. Keypad board,
- 1 pc. Remote Control Receiver board,

(3).POWER

There are 1 pc. PCB for power.

PCB function

1. Power:

- (1). Input voltage: AC 100V~240V, 47Hz~63Hz.
Input range: AC 90V(Min)~264V(Max) auto regulation.
- (2). To provide power for PCBs.
 - a). +24V for Inverter.
 - b). +5Vsb for standby,
 - c). +5V for signal power,
 - d). +24V for Audio Amp power and converter to
 - e). +12V for Tuner power.

2. Main (Video InterFace) board:

- (1). Decoder the video signal (TV,CVBS,S-VIDEO) from analog to digital signal.
- (2). Converter the Video signals(TV,CVBS,S-VIDEO) and graphics signal (VGA,YPbPr) from internace to progressive,
- (3). Converter the Digital to fit the panel display mode and output the LVDS signal to Panel.

3. Tuner & Audio Board :

- (1) Convert TV RF signal to video and audio signal to Main board.
- (2). Decoder the TV SIF signal to audio signal,
- (3). Converter the audio to audio Ampifile and out put to the speaker.

4. KEYBOARD

To get the main button control on LCD_TV as SOURCE,MENU, CHANNEL +,CHANNEL -, VOL +,VOL-, STANDBY functions.

5. Remote control board

Receive the remote signal and active for the control.

6. T-CONTROL board

Converter the LVDS signal to the digital signal for fitting the PANEL.

7. INVERTER board

Converter the low DC voltage +24V to high AC voltage to drive the backlight.

PCB failure analysis

1. CONTROL:

- a. Abnormal noise on screen.
- b. No picture.

2. MAIN (VIDEO):

- a. Lacking color, Bad color scale.
- b. No voice.
- c. No picture but with signals output, OSD and back light.
- d. Abnormal noise on screen.

3. POWER:

- No picture, no power output.

Basic operation of LCD-TV

1. After turning on power switch, power board sends 5Vst-by Volt to Micro Processor IC waiting for ON signals from Key Switch or Remote Receiver.

2. When the ON signal from Key Switch or Remote Receiver is detected, Micro Processor will send ON Control signals to Power. Then Power sends (5Vsc, 12Vsc, 24V and RLY ON, Vs ON) to PCBs working. This time VIF will send signals to display back light, OSD on the panel and start to search available signal sources. If the audio signals input, them will be amplified by Audio AMP and transmitted to Speakers.

3. If some abnormal signals are detected (for example: over volts, over current, over temperature and under volts), the system will be shut down by Power off.

LCD basic display theory.

When an electrical field is applied to the LC planes, the LC molecules re-align themselves so that they are parallel to the electrical field. This electrical process is known as **twisted nematic field effect** or **TNFE**. In this alignment, polarized light is not twisted as it passes through the LC material (see Diagram 3A and 3B). If the front polarizer is oriented perpendicular to the rear polarizer, light will pass through the energized display but will be blocked by the rear polarizer. An LCD in this form is acting as a light shutter.

Displays with variable characters are created by selectively etching away the conductive surface that was originally deposited on the glass. Etched areas become the display's background; unetched areas become the display's characters.




Diagram 3A. The "off" state of a TN LCD—the LC molecules form a twist and therefore cause polarized light to twist as it passes through.





Diagram 3B. The "on" state—the electrical field re-aligns the LC molecules so they do not twist the polarized light.

Disassembly

In case of trouble, etc., Necessitating disassemble, please disassemble in the order shown in the illustrations.

Reassemble in the reverse order.

1. Removal of the Back Cover




2. Removal of the MAIN PCB

a. Remove the screws.

b. Slide out the LCD chassis slightly; pull up the connector of AC cord from PCB; pull up the LCD PCB from LCD.

c. Remove the Anode cap from Thepicture tube. To avoid a shock hazard, be sure to discharge

d. Take out the LCD chassis.



IC DESCRIPTION

-MT8205G

-AT24C02

-MX29LV160BBTC

-LP2996


-AZ1117/H

-WM8776

-MX232A

-ISAV330

Pinout information



Pin Descriptions

2.3 Pin Descriptions

Table 2-1 provides detail video/audio port pin descriptions.

Table 2-1 video/audio port pin descriptions.

Pin	Symbol	Type	Description
E24	AOMCLK	O	Audio out master clock
C25	AOLRCK	O	Audio out left-right clock
C26	AOBCK	O	Audio out bit clock
A25	AOSDATA0	O	Audio out data line 0
A26	AOSDATA1	O	Audio out data line 1
B26	AOSDATA2	O	Audio out data line 2
B25	AOSDATA3	O	Audio out data line 3
B24	LIN	I	Audio line in
A3	CVBS0P	I	Composite Video input 0
A2	CVBS1P	I	Composite Video input 1
A1	CVBS2P	I	Composite Video input 2
C1	SIF	I	Tuner Sound SIF
C2	AF	I	Tuner Sound AF

Features

- Low Voltage and Standard Voltage Operation
 - 5.0 (V_{CC} = 4.5V to 5.5V)
 - 2.7 (V_{CC} = 2.7V to 5.5V)
 - 2.5 (V_{CC} = 2.5V to 5.5V)
 - 1.8 (V_{CC} = 1.8V to 5.5V)
- Internally Organized 128 x 8 (1K), 256 x 8 (2K), 512 x 8 (4K), 1024 x 8 (8K) or 2048 x 8 (16K)
- 2-Wire Serial Interface
- Bidirectional Data Transfer Protocol
- 100 kHz (1.8V, 2.5V, 2.7V) and 400 kHz (5V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 8-Byte Page (1K, 2K), 16-Byte Page (4K, 8K, 16K) Write Modes
- Partial Page Writes Are Allowed
- Self-Timed Write Cycle (10 ms max)
- High Reliability
 - Endurance: 1 Million Cycles
 - Data Retention: 100 Years
- Automotive Grade and Extended Temperature Devices Available
- 8-Pin and 14-Pin JEDEC SOIC and 8-Pin PDIP Packages

Description

The AT24C01A/02/04/08/16 provides 1024/2048/4096/8192/16384 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 128/256/512/1024/2048 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. The AT24C01A/02/04/08/16 is available in space saving 8-pin PDIP, 8-pin and 14-pin SOIC packages and is accessed via a 2-wire serial interface. In addition, the entire family is available in 5.0V (4.5V to 5.5V), 2.7V (2.7V to 5.5V), 2.5V (2.5V to 5.5V) and 1.8V (1.8V to 5.5V) versions.

2-Wire Serial CMOS E²PROM

1K (128 x 8)

2K (256 x 8)

4K (512 x 8)


8K (1024 x 8)

16K (2048 x 8)


Pin Configurations

Pin Name	Function
A ₀ to A ₂	Address Inputs
SDA	Serial Data
SCL	Serial Clock Input
WP	Write Protect
NC	No Connect


8-Pin PDIP



14-Pin SOIC



8-Pin SOIC




Absolute Maximum Ratings*

Operating Temperature.....	-55°C to +125°C
Storage Temperature.....	-65°C to +150°C
Voltage on Any Pin with Respect to Ground	-0.1V to +7.0V
Maximum Operating Voltage	6.25V
DC Output Current.....	5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each E²PROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1 and A0 pins are device address inputs that are hard wired for the AT24C01A and the AT24C02. As many as eight 1K/2K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

The AT24C04 uses the A2 and A1 inputs for hard wire addressing and a total of four 4K devices may be addressed on a single bus system. The A0 pin is a no connect.

The AT24C08 only uses the A2 input for hardwire addressing and a total of two 8K devices may be addressed on a single bus system. The A0 and A1 pins are no connects.

The AT24C16 does not use the device address pins which limits the number of devices on a single bus to one. The A0, A1 and A2 pins are no connects.

(continued)



MX29LV160BT/BB

16M-BIT [2Mx8/1Mx16] CMOS SINGLE VOLTAGE 3V ONLY FLASH MEMORY

FEATURES

- Extended single - supply voltage range 2.7V to 3.6V
- 2,097,152 x 8/1,048,576 x 16 switchable
- Single power supply operation
 - 3.0V only operation for read, erase and program operation
- **Fully compatible with MX29LV160A device**
- Fast access time: 70/90ns
- Low power consumption
 - 30mA maximum active current
 - 0.2uA typical standby current
- Command register architecture
 - Byte/word Programming (9us/11us typical)
 - Sector Erase (Sector structure 16K-Bytex1, 8K-Bytex2, 32K-Bytex1, and 64K-Byte x31)
- Auto Erase (chip & sector) and Auto Program
 - Automatically erase any combination of sectors with Erase Suspend capability.
 - Automatically program and verify data at specified address
- Erase Suspend/Erase Resume
 - Suspends sector erase operation to read data from, or program data to, any sector that is not being erased, then resumes the erase.
- Status Reply
 - Data polling & Toggle bit for detection of program and erase operation completion.
- Ready/Busy pin (RY/BY)
 - Provides a hardware method of detecting program or erase operation completion.
- Sector protection
 - Hardware method to disable any combination of sectors from program or erase operations
 - Temporary sector unprotect allows code changes in previously locked sectors.
- CFI (Common Flash Interface) compliant
 - Flash device parameters stored on the device and provide the host system to access
- 100,000 minimum erase/program cycles
- Latch-up protected to 100mA from -1V to VCC+1V
- Boot Sector Architecture
 - T = Top Boot Sector
 - B = Bottom Boot Sector
- Low VCC write inhibit is equal to or less than 1.4V
- Package type:
 - 44-pin SOP
 - 48-pin TSOP
 - 48-ball CSP
- Compatibility with JEDEC standard
 - Pinout and software compatible with single-power supply Flash
- 10 years data retention

GENERAL DESCRIPTION

The MX29LV160BT/BB is a 16-mega bit Flash memory organized as 2M bytes of 8 bits or 1M words of 16 bits. MXIC's Flash memories offer the most cost-effective and reliable read/write non-volatile random access memory. The MX29LV160BT/BB is packaged in 44-pin SOP, 48-pin TSOP and 48-ball CSP. It is designed to be reprogrammed and erased in system or in standard EPROM programmers.

The standard MX29LV160BT/BB offers access time as fast as 70ns, allowing operation of high-speed microprocessors without wait states. To eliminate bus contention, the MX29LV160BT/BB has separate chip enable (\overline{CE}) and output enable (\overline{OE}) controls.

MXIC's Flash memories augment EPROM functionality with in-circuit electrical erasure and programming. The MX29LV160BT/BB uses a command register to manage this functionality. The command register allows for

100% TTL level control inputs and fixed power supply levels during erase and programming, while maintaining maximum EPROM compatibility.

MXIC Flash technology reliably stores memory contents even after 100,000 erase and program cycles. The MXIC cell is designed to optimize the erase and programming mechanisms. In addition, the combination of advanced tunnel oxide processing and low internal electric fields for erase and program operations produces reliable cycling. The MX29LV160BT/BB uses a 2.7V~3.6V VCC supply to perform the High Reliability Erase and auto Program/Erase algorithms.

The highest degree of latch-up protection is achieved with MXIC's proprietary non-epi process. Latch-up protection is proved for stresses up to 100 milliamps on address and data pin from -1V to VCC + 1V.

LP2996 DDR Termination Regulator

General Description

The LP2996 linear regulator is designed to meet the JEDEC SSTL-2 specifications for termination of DDR-SDRAM. The device contains a high-speed operational amplifier to provide excellent response to load transients. The output stage prevents shoot through while delivering 1.5A continuous current and transient peaks up to 3A in the application as required for DDR-SDRAM termination. The LP2996 also incorporates a V_{SENSE} pin to provide superior load regulation and a V_{REF} output as a reference for the chipset and DIMMs.

An additional feature found on the LP2996 is an active low shutdown (\overline{SD}) pin that provides Suspend To RAM (STR) functionality. When \overline{SD} is pulled low the V_{TT} output will tri-state providing a high impedance output, but, V_{REF} will remain active. A power savings advantage can be obtained in this mode through lower quiescent current.


Features

- Source and sink current
- Low output voltage offset
- No external resistors required
- Linear topology
- Suspend to Ram (STR) functionality
- Low external component count
- Thermal Shutdown
- Available in SO-8, PSOP-8 or LLP-16 packages

Applications

- DDR-I and DDR-II Termination Voltage
- SSTL-2 and SSTL-3 Termination
- HSTL Termination

Typical Application Circuit



20057518


TS5V330

QUAD SPDT WIDE-BANDWIDTH VIDEO SWITCH WITH LOW ON-STATE RESISTANCE


SCDS164A – MAY 2004 – REVISED MAY 2004

- Low Differential Gain and Phase ($D_G = 0.64\%$, $D_P = 0.1$ Degrees Typ)
- Wide Bandwidth (BW = 300 MHz Min)
- Low Crosstalk ($X_{TALK} = -63$ dB Typ)
- Low Power Consumption ($I_{CC} = 3 \mu\text{A}$ Max)
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance ($r_{on} = 3 \Omega$ Typ)
- V_{CC} Operating Range From 4.5 V to 5.5 V
- I_{off} Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Control Inputs Can Be Driven by TTL or 5-V/3.3-V CMOS Outputs
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)
- Suitable for Both RGB and Composite-Video Switching

D, DBQ, OR PW PACKAGE
(TOP VIEW)



RGY PACKAGE
(TOP VIEW)



description/ordering information

The TI TS5V330 video switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (\overline{EN}) input. When \overline{EN} is low, the switch is enabled and the D port is connected to the S port. When \overline{EN} is high, the switch is disabled and the high-impedance state exists between the D and S ports. The select (IN) input controls the data path of the multiplexer/demultiplexer.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Tape and reel	TS5V330RGYR	TE330
	SOIC – D	Tube	TS5V330D	TS5V330
		Tape and reel	TS5V330DR	
	SSOP (QSOP) – DBQ	Tape and reel	TS5V330DBQR	TE330
	TSSOP – PW	Tube	TS5V330PW	TE330
		Tape and reel	TS5V330PWR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated

24-bit, 192kHz Stereo CODEC with 5 Channel I/P Multiplexer

DESCRIPTION

The WM8776 is a high performance, stereo audio CODEC with five channel input selector. The WM8776 is ideal for surround sound processing applications for home hi-fi, DVD-RW and other audio visual equipment.

A stereo 24-bit multi-bit sigma delta ADC is used with a five stereo channel input mixer. Each ADC channel has programmable gain control with automatic level control. Digital audio output word lengths from 16-32 bits and sampling rates from 32kHz to 96kHz are supported.

A stereo 24-bit multi-bit sigma delta DAC is used with digital audio input word lengths from 16-32 bits and sampling rates from 32kHz to 192kHz. The DAC has an input mixer allowing an external analogue signal to be mixed with the DAC signal. There are also Headphone and line outputs, with volume controls for the headphones.

The WM8776 supports fully independent sample rates for the ADC and DAC. The audio data interface supports I²S, left justified, right justified and DSP formats.

The device is controlled in software via a 2 or 3 wire serial interface, selected by the MODE pin, which provides access to all features including channel selection, volume controls, mutes, and de-emphasis facilities.

The device is available in a 48-pin TQFP package.


FEATURES

- Audio Performance
 - 108dB SNR ('A' weighted @ 48kHz) DAC
 - 102dB SNR ('A' weighted @ 48kHz) ADC
- DAC Sampling Frequency: 32kHz – 192kHz
- ADC Sampling Frequency: 32kHz – 96kHz
- Five stereo ADC inputs with analogue gain adjust from +24dB to -21dB in 0.5dB steps
- Programmable Limiter or Automatic Level Control (ALC)
- Stereo DAC with independent analogue and digital volume controls
- Stereo Headphone and Line Output
- 3-Wire SPI Compatible or 2-Wire Software Serial Control Interface
- Master or Slave Clocking Mode
- Programmable Audio Data Interface Modes
 - I²S, Left, Right Justified or DSP
 - 16/20/24/32 bit Word Lengths
- Analogue Bypass Path Feature
- Selectable AUX input to the volume controls
- 2.7V to 5.5V Analogue, 2.7V to 3.6V Digital supply Operation

APPLICATIONS

- Surround Sound AV Processors and Hi-Fi systems
- DVD-RW

BLOCK DIAGRAM





±15kV ESD-Protected, +5V RS-232 Transceivers

General Description

The MAX202E-MAX213E, MAX232E/MAX241E line drivers/receivers are designed for RS-232 and V.28 communications in harsh environments. Each transmitter output and receiver input is protected against ±15kV electrostatic discharge (ESD) shocks, without latchup. The various combinations of features are outlined in the *Selection Guide*. The drivers and receivers for all ten devices meet all EIA/TIA-232E and CCITT V.28 specifications at data rates up to 120kbps, when loaded in accordance with the EIA/TIA-232E specification.

The MAX211E/MAX213E/MAX241E are available in 28-pin SO packages, as well as a 28-pin SSOP that uses 60% less board space. The MAX202E/MAX232E come in 16-pin narrow SO, wide SO, and DIP packages. The MAX203E comes in a 20-pin DIP/SO package, and needs no external charge-pump capacitors. The MAX205E comes in a 24-pin wide DIP package, and also eliminates external charge-pump capacitors. The MAX206E/MAX207E/MAX208E come in 24-pin SO, SSOP, and narrow DIP packages. The MAX232E/MAX241E operate with four 1μF capacitors, while the MAX202E/MAX206E/MAX207E/MAX208E/MAX211E/MAX213E operate with four 0.1μF capacitors, further reducing cost and board space.

Applications


Notebook, Subnotebook, and Palmtop Computers
Battery-Powered Equipment
Hand-Held Equipment

Ordering Information appears at end of data sheet.

Features

- ♦ **ESD Protection for RS-232 I/O Pins:**
 - ±15kV—Human Body Model
 - ±8kV—IEC1000-4-2, Contact Discharge
 - ±15kV—IEC1000-4-2, Air-Gap Discharge
- ♦ **Latchup Free (unlike bipolar equivalents)**
- ♦ **Guaranteed 120kbps Data Rate—LapLink™ Compatible**
- ♦ **Guaranteed 3V/μs Min Slew Rate**
- ♦ **Operate from a Single +5V Power Supply**

Pin Configurations



Selection Guide

PART	No. of RS-232 DRIVERS	No. of RS-232 RECEIVERS	RECEIVERS ACTIVE IN SHUTDOWN	No. of EXTERNAL CAPACITORS	LOW-POWER SHUTDOWN	TTL THREE-STATE
MAX202E	2	2	0	4 (0.1μF)	No	No
MAX203E	2	2	0	None	No	No
MAX205E	5	5	0	None	Yes	Yes
MAX206E	4	3	0	4 (0.1μF)	Yes	Yes
MAX207E	5	3	0	4 (0.1μF)	No	No
MAX208E	4	4	0	4 (0.1μF)	No	No
MAX211E	4	5	0	4 (0.1μF)	Yes	Yes
MAX213E	4	5	2	4 (0.1μF)	Yes	Yes
MAX232E	2	2	0	4 (1μF)	No	No
MAX241E	4	5	0	4 (1μF)	Yes	Yes

LapLink is a registered trademark of Traveling Software, Inc.



Maxim Integrated Products 1

For free samples & the latest literature: <http://www.maxim-ic.com>, or phone 1-800-998-8800


MAX202E-MAX213E, MAX232E/MAX241E

±15kV ESD-Protected, +5V RS-232 Transceivers

Table 3. DB9 Cable Connections
Commonly Used for EIA/TIAE-232E and V.24 Asynchronous Interfaces

PIN	CONNECTION	
1	Received Line Signal Detector (sometimes called Carrier Detect, DCD)	Handshake from DCE
2	Receive Data (RD)	Data from DCE
3	Transmit Data (TD)	Data from DTE
4	Data Terminal Ready	Handshake from DTE
5	Signal Ground	Reference point for signals
6	Data Set Ready (DSR)	Handshake from DCE
7	Request to Send (RTS)	Handshake from DTE
8	Clear to Send (CTS)	Handshake from DCE
9	Ring Indicator	Handshake from DCE

Pin Configurations and Typical Operating Circuits (continued)



TFT LCD Preliminary Specification

MODEL NO.: V270B1 - L01

LCD TV Head Division	
AVP	郭振隆

QRA Dept.	TVHD / PDD		
	DDIII	DDII	DDI
Approval	Approval	Approval	Approval
陳永一	李汪洋	藍文錦	林文聰

LCD TV Marketing and Product Management Division	
Product Manager	陳立宜 謝芳宜

- CONTENTS -

REVISION HISTORY	-----	3
1. GENERAL DESCRIPTION	-----	4
1.1 OVERVIEW		
1.2 FEATURES		
1.3 APPLICATION		
1.4 GENERAL SPECIFICATIONS		
1.5 MECHANICAL SPECIFICATIONS		
2. ABSOLUTE MAXIMUM RATINGS	-----	5
2.1 ABSOLUTE RATINGS OF ENVIRONMENT		
2.2 ELECTRICAL ABSOLUTE RATINGS		
2.2.1 TFT LCD MODULE		
2.2.2 BACKLIGHT UNIT		
3. ELECTRICAL CHARACTERISTICS	-----	7
3.1 TFT LCD MODULE		
3.2 BACKLIGHT INVERTER UNIT		
3.2.1 CCFL(Cold Cathode Fluorescent Lamp) CHARACTERISTICS		
3.2.2 INVERTER CHARACTERISTICS		
3.2.3 INVERTER INTERFACE CHARACTERISTICS		
4. BLOCK DIAGRAM	-----	12
4.1 TFT LCD MODULE		
5. INTERFACE PIN CONNECTION	-----	13
5.1 TFT LCD MODULE		
5.2 BACKLIGHT UNIT		
5.3 INVERTER UNIT		
5.4 BLOCK DIAGRAM OF INTERFACE		
5.5 LVDS INTERFACE		
5.6 COLOR DATA INPUT ASSIGNMENT		
6. INTERFACE TIMING	-----	19
6.1 INPUT SIGNAL TIMING SPECIFICATIONS		
6.2 POWER ON/OFF SEQUENCE		
7. OPTICAL CHARACTERISTICS	-----	22
7.1 TEST CONDITIONS		
7.2 OPTICAL SPECIFICATIONS		
8. DEFINITION OF LABELS	-----	26
8.1 CMO MODULE LABEL		
9. PACKAGING	-----	27
9.1 PACKING SPECIFICATIONS		
9.2 PACKING METHOD		
10. PRECAUTIONS	-----	29
10.1 ASSEMBLY AND HANDLING PRECAUTIONS		
10.2 SAFETY PRECAUTIONS		
11. MECHANICAL CHARACTERISTICS	-----	30

REVISION HISTORY

Version	Date	Page (New)	Section	Description
Ver 1.0	Jun. 15,'05	All	All	Preliminary Specification was first issued.

1. GENERAL DESCRIPTION

1.1 OVERVIEW

V270B1- L01 is a TFT Liquid Crystal Display module with 14-CCFL Backlight unit and 1ch-LVDS interface. The display diagonal is 27". This module supports 1366 x 768 WXGA format and can display true 16.7M colors(8-bits colors). The inverter module for backlight is built-in.

1.2 FEATURES

- Excellent brightness (550 nits)
- Ultra high contrast ratio (1000:1)
- Fast response time (8ms)
- High color saturation NTSC 75%
- WXGA (1366 x 768 pixels) resolution
- DE (Data Enable) only mode
- LVDS (Low Voltage Differential Signaling) interface
- Optimized response time for both 50/60 Hz frame rate
- Ultra wide viewing angle: 176(H)/176(V) (CR>20) Super MVA technology
- 180 degree rotation display option
- Low color shift function option
- Color reproduction (Nature color)

1.3 APPLICATION

- TFT LCD TVs
- High brightness, multi-media displays

1.4 GENERAL SPECIFICATIONS

Item	Specification	Unit	Note
Active Area	596.259 (H) x 335.232 (V) (27" diagonal)	mm	(1)
Bezel Opening Area	603.22 (H) x 341.98 (V)	mm	
Driver Element	a-si TFT active matrix	-	
Pixel Number	1366 x R.G.B. x 768	pixel	
Pixel Pitch (Sub Pixel)	0.1460 (H) x 0.4365 (V)	mm	
Pixel Arrangement	RGB vertical stripe	-	
Display Colors	16.7M	color	
Display Operation Mode	Transmissive mode / Normally black	-	
Surface Treatment	Hardness : 3H, Haze : 40% Anti-reflective coating < 2% reflection	-	

1.5 MECHANICAL SPECIFICATIONS

Item	Min.	Typ.	Max.	Unit	Note	
Module Size	Horizontal(H)	636.85	637.55	638.25	mm	
	Vertical(V)	379.1	379.8	380.5	mm	
	Depth(D)	33.9	35.4	36.9	mm	To PCB cover
	Depth(D)	39.2	40.7	42.2	mm	To inverter cover
Weight	3700	4000	4300	g		

Note (1) Please refer to the attached drawings for more information of front and back outline dimensions.

2. ABSOLUTE MAXIMUM RATINGS

2.1 ABSOLUTE RATINGS OF ENVIRONMENT

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Storage Temperature	T _{ST}	-20	+60	°C	(1)
Operating Ambient Temperature	T _{OP}	0	+50	°C	(1), (2)
Shock (Non-Operating)	S _{NOF}	-	50	G	(3), (5)
Vibration (Non-Operating)	V _{NOF}	-	1.0	G	(4), (5)

Note (1) Temperature and relative humidity range is shown in the figure below.

(a) 90 %RH Max. (Ta ≤ 40 °C).

(b) Wet-bulb temperature should be 39 °C Max. (Ta > 40 °C).


(c) No condensation.

Note (2) The maximum operating temperature is based on the test condition that the surface temperature of display area is less than or equal to 60 °C with LCD module alone in a temperature controlled chamber. Thermal management should be considered in final product design to prevent the surface temperature of display area from being over 60 °C. The range of operating temperature may degrade in case of improper thermal management in final product design.

Note (3) 11 ms, half sine wave, 1 time for ± X, ± Y, ± Z.

Note (4) 10 ~ 500 Hz, 10 min, 1 time each X, Y, Z.

Note (5) At testing Vibration and Shock, the fixture in holding the module has to be hard and rigid enough so that the module would not be twisted or bent by the fixture.



2.2 ELECTRICAL ABSOLUTE RATINGS

2.2.1 TFT LCD MODULE

Item	Symbol	Value		Unit	Note
		Min.	Max.		
Power Supply Voltage	V _{CC}	-0.3	6.0	V	(1)
Input Signal Voltage	V _{IN}	-0.3	3.6	V	

2.2.2 BACKLIGHT UNIT

Item	Symbol	Test Condition	Min.	Type	Max.	Unit	Note
Lamp Voltage	V _W	T _a = 25	-	-	3000	V _{RMS}	
Power Supply Voltage	V _{BL}	-	0	-	30	V	(1)
Control Signal Level	-	-	-0.3	-	7	V	(1), (3)

Note (1) Permanent damage to the device may occur if maximum values are exceeded. Functional operation should be restricted to the conditions described under normal operating conditions.

Note (2) No moisture condensation or freezing.

Note (3) The control signals includes Backlight On/Off Control, Internal PWM Control, External PWM Control and Internal/External PWM Selection.

3. ELECTRICAL CHARACTERISTICS


3.1 TFT LCD MODULE

Ta = 25 ± 2 °C


Parameter		Symbol	Value			Unit	Note
			Min.	Typ.	Max.		
Power Supply Voltage		V _{CC}	4.5	5.0	5.5	V	(1)
Power Supply Ripple Voltage		V _{RP}	-	-	150	mV	
Rush Current		I _{RUSH}	-	-	3.0	A	(2)
Power Supply Current	White	I _{CC}	-	1.8	-	A	(3)
	Black		-	1.2	-	A	
	Vertical Stripe		-	1.65	-	A	
LVDS Interface	Differential Input High Threshold Voltage	V _{LVTH}	-	-	+100	mV	
	Differential Input Low Threshold Voltage	V _{LVTL}	-100	-	-	mV	
	Common Input Voltage	V _{LVC}	1.125	1.25	1.375	V	
	Terminating Resistor	R _T		100		ohm	
CMOS interface	Input High Threshold Voltage	V _{IH}	2.7	-	3.3	V	
	Input Low Threshold Voltage	V _{IL}	0	-	0.7	V	

Note (1) The module should be always operated within above ranges.

Note (2) Measurement Conditions:




Vcc rising time is 470us



Note (3) The specified power supply current is under the conditions at $V_{CC} = 5\text{ V}$, $T_a = 25 \pm 2\text{ }^\circ\text{C}$, $f_v = 60\text{ Hz}$, whereas a power dissipation check pattern below is displayed.

a. White Pattern




Active Area

b. Black Pattern




Active Area

c. Vertical Stripe Pattern



Active Area



3.2 BACKLIGHT INVERTER UNIT


3.2.1 CCFL (Cold Cathode Fluorescent Lamp) CHARACTERISTICS ($T_a = 25 \pm 2\text{ }^\circ\text{C}$)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Lamp Voltage	V_W	-	1120	-	V_{RMS}	$I_L = 4.7\text{mA}$
Lamp Current	I_L	4.2	4.7	5.2	mA_{RMS}	(1)
Lamp Starting Voltage	V_S	-	-	1650	V_{RMS}	(2), $T_a = 0\text{ }^\circ\text{C}$
		-	-	1500	V_{RMS}	(2), $T_a = 25\text{ }^\circ\text{C}$
Operating Frequency	F_O	50	-	70	KHz	(3)
Lamp Life Time	L_{BL}	50,000	60,000	-	Hrs	(4)

3.2.2 INVERTER CHARACTERISTICS (Ta = 25 ± 2 °C)

Parameter	Symbol	Value			Unit	Note
		Min.	Typ.	Max.		
Power Consumption	P _{BL}	-	92	-	W	(5), I _L = 4.7mA
Power Supply Voltage	V _{BL}	22.8	24	25.2	V _{DC}	
Power Supply Current	I _{BL}	-	3.8	-	A	Non Dimming
Input Ripple Noise	-	-	-	500	mV _{P-P}	V _{BL} = 22.8V
Backlight Turn on Voltage	V _{BS}	1790	-	-	V _{RMS}	Ta = 0 °C
		1200	-	-	V _{RMS}	Ta = 25 °C
Oscillating Frequency	F _W	53	56	59	kHz	
Dimming Frequency	F _B	150	160	170	Hz	
Minimum Duty Ratio	D _{MIN}	-	10	-	%	

Note (1) Lamp current is measured by utilizing high frequency current meters as shown below:



Note (2) The lamp starting voltage V_s should be applied to the lamp for more than 1 second under starting up duration. Otherwise the lamp could not be lighted on completed.

Note (3) The lamp frequency may produce interference with horizontal synchronous frequency from the display, and this may cause line flow on the display. In order to avoid interference, the lamp frequency should be detached from the horizontal synchronous frequency and its harmonics as far as possible.

Note (4) The life time of a lamp is defined as when the brightness is larger than 50% of its original value and the effective discharge length is longer than 80% of its original length (Effective discharge length is defined as an area that has equal to or more than 70% brightness compared to the brightness at the center point.) as the time in which it continues to operate under the condition $T_a = 25 \pm 2$ and $I_L = 4.2 \sim 5.2 \text{ mA}_{\text{RMS}}$.


Note (5) The power supply capacity should be higher than the total inverter power consumption P_{BL} . Since the pulse width modulation (PWM) mode was applied for backlight dimming, the driving current changed as PWM duty on and off. The transient response of power supply should be considered for the changing loading when inverter dimming.

3.2.3 INVERTER INTERFACE CHARACTERISTICS

Item		Symbol	Test Condition	Min.	Typ.	Max.	Unit	Note
On/Off Control Voltage	ON	V_{BLON}	-	2.0	-	5.0	V	
	OFF		-	0	-	0.8	V	
Internal/External PWM Select Voltage	HI	V_{SEL}	-	2.0	-	5.0	V	
	LO		-	0	-	0.8	V	
Internal PWM Control Voltage	MAX	V_{IPWM}	$V_{\text{SEL}} = \text{L}$	-	-	3.0	V	minimum duty ratio
	MIN			-	0	-	V	maximum duty ratio
External PWM Control Voltage	HI	V_{EPWM}	$V_{\text{SEL}} = \text{H}$	2.0	-	5.0	V	duty on
	LO			0	-	0.8	V	duty off
Control Signal Rising Time		T_r	-	-	-	100	ms	
Control Signal Falling Time		T_f	-	-	-	100	ms	
PWM Signal Rising Time		T_{PWMR}	-	-	-	50	us	
PWM Signal Falling Time		T_{PWMF}	-	-	-	50	us	
Input impedance		R_{IN}	-	1	-	-	M	
BLON Delay Time		T_{on}	-	1	-	-	ms	
BLON Off Time		T_{off}	-	1	-	-	ms	


Note (1) The SEL signal should be valid before backlight turns on by BLON signal. It is inhibited to change the internal/external PWM selection (SEL) during backlight turn on period.

Note (2) The power sequence and control signal timing are shown as the following figure.



4. BLOCK DIAGRAM

4.1 TFT LCD MODULE



5. INTERFACE PIN CONNECTION

5.1 TFT LCD MODULE

CNF1 Connector Pin Assignment

Pin No.	Symbol	Description	Note
1	GND	Ground	
2	RPF	Display Rotation	(3)
3	SELLVDS	Select LVDS data format	(5)
4	NC	No Connection	(2)
5	NC	No Connection	
6	ODSEL	Overdrive Lookup Table Selection	(4)
7	EN LCS	Low Color Shift	(6)
8	GND	Ground	
9	RX0-	Negative transmission data of pixel 0	
10	RX0+	Positive transmission data of pixel 0	
11	RX1-	Negative transmission data of pixel 1	
12	RX1+	Positive transmission data of pixel 1	
13	RX2-	Negative transmission data of pixel 2	
14	RX2+	Positive transmission data of pixel 2	
15	RXCLK-	Negative of clock	
16	RXCLK+	Positive of clock	
17	RX3-	Negative transmission data of pixel 3	
18	RX3+	Positive transmission data of pixel 3	
19	GND	Ground	
20	GND	Ground	
21	GND	Ground	
22	GND	Ground	
23	GND	Ground	
24	GND	Ground	
25	GND	Ground	
26	VCC	Power supply: +5V	
27	VCC	Power supply: +5V	
28	VCC	Power supply: +5V	
29	VCC	Power supply: +5V	
30	VCC	Power supply: +5V	

Note (1) Connector Part No.: FI-X30SSL-HF(JAE) or compatible

Note (2) Reserved for internal use. Left it open.

Note (3) Low : normal display (default), High : display with 180 degree rotation

Note (4) Overdrive lookup table selection. The Overdrive lookup table should be selected in accordance to the frame rate to optimize image quality.

ODSEL	Note
L	Lookup table was optimized for 60 Hz frame rate.
H	Lookup table was optimized for 50 Hz frame rate.

Note (5) Please refer to 5.5 LVDS INTERFACE (Page 17)

Note (6) Enable Low color shift function.

EN LCS	Note
L	Low color shift off
H	Low color shift on

5.2 BACKLIGHT UNIT

The pin configuration for the housing and leader wire is shown in the table below.

CN3-CN9 (Housing): BHR-03VS-1 (JST)

Pin No.	Symbol	Description	Wire Color
1	HV	High Voltage	Pink
2	HV	High Voltage	White


Note (1) The backlight interface housing for high voltage side is a model BHR-03VS-1, manufactured by JST.

The mating header on inverter part number is SM02(8.0)B-BHS-1-TB(LF) or equivalent.

CN10 (Housing): ZHR-2 (JST) or equivalent

Pin No.	Symbol	Description	Wire Color
1	LV	Low Voltage (+)	Gray
2	NC	No Connection	-

Note (2) The backlight interface housing and return cable for low voltage side is a model ZHR-2 , manufactured by JST or equivalent. The mating header on inverter part number is S2B-ZR-SM3A-TF(D)(LF) or equivalent.



5.3 INVERTER UNIT

CN1(Header):S10B-PH-SM3-TB(D)(LF)(JST) or equivalent.

Pin	Name	Description
1	VBL	+24V Power input
2		
3		
4		
5		
6	GND	Ground
7		
8		
9		
10		

CN2(Header): S12B-PH-SM3-TB(D)(LF)(JST) or equivalent.

Pin	Name	Description
1	VBL	+24V Power input
2		
3		
4		
5		
6	GND	Ground
7		
8		
9	SEL	Internal/external PWM selection High : external dimming Low : internal dimming
10	E_PWM	External PWM control signal E_PWM should be connected to low when internal PWM was selected (SEL = low).
11	I_PWM	Internal PWM control signal I_PWM should be connected to ground when external PWM was selected (SEL = high).
12	BLON	Backlight on/off control

CN3-CN9(Header): SM02(8.0)B-BHS-1-TB(LF)(JST) or equivalent


Pin	Name	Description
1	CCFL HOT	CCFL high voltage
2	CCFL HOT	CCFL high voltage

CN10(Header): S2B-ZR-SM3A-TF(D)(LF)(JST) or equivalent

Pin	Name	Description
1	CCFL COLD	CCFL low voltage
2	NC	-

Note (1) Floating of any control signal is not allowed.

5.4 BLOCK DIAGRAM OF INTERFACE



R0~R7 : Pixel R Data ,
 G0~G7 : Pixel G Data ,
 B0~B7 : Pixel B Data ,
 DE : Data enable signal

Note (1) The system must have the transmitter to drive the module.

Note (2) LVDS cable impedance shall be 50 ohms per signal line or about 100 ohms per twist-pair line when it is used differentially.

5.5 LVDS INTERFACE

	SIGNAL		TRANSMITTER THC63LVDM83A		INTERFACE CONNECTOR		RECEIVER THC63LVDF84A		TFT CONTROL INPUT			
	SELLVDS =L	SELLVDS =H	PIN	INPUT	Host	TFT-LCD	PIN	OUTPUT	SELLVDS =L	SELLVDS =H		
24 bit	R0	R2	51	TxIN0	TA OUT0+	Rx 0+	27	Rx OUT0	R0	R2		
	R1	R3	52	TxIN1			29	Rx OUT1	R1	R3		
	R2	R4	54	TxIN2			30	Rx OUT2	R2	R4		
	R3	R5	55	TxIN3			32	Rx OUT3	R3	R5		
	R4	R6	56	TxIN4			33	Rx OUT4	R4	R6		
	R5	R7	3	TxIN6			TA OUT0-	Rx 0-	35	Rx OUT6	R5	R7
	G0	G2	4	TxIN7			37	Rx OUT7	G0	G2		
	G1	G3	6	TxIN8	38	Rx OUT8	G1	G3				
	G2	G4	7	TxIN9	39	Rx OUT9	G2	G4				
	G3	G5	11	TxIN12	TA OUT1+	Rx 1+	43	Rx OUT12	G3	G5		
	G4	G6	12	TxIN13	45	Rx OUT13	G4	G6				
	G5	G7	14	TxIN14	46	Rx OUT14	G5	G7				
	B0	B2	15	TxIN15	TA OUT1-	Rx 1-	47	Rx OUT15	B0	B2		
	B1	B3	19	TxIN18	51	Rx OUT18	B1	B3				
	B2	B4	20	TxIN19	53	Rx OUT19	B2	B4				
	B3	B5	22	TxIN20	54	Rx OUT20	B3	B5				
	B4	B6	23	TxIN21	TA OUT2+	Rx 2+	55	Rx OUT21	B4	B6		
	B5	B7	24	TxIN22	1	Rx OUT22	B5	B7				
	DE	DE	30	TxIN26	6	Rx OUT26	DE	DE				
	R6	R0	50	TxIN27	TA OUT2-	Rx 2-	7	Rx OUT27	R6	R0		
	R7	R1	2	TxIN5	34	Rx OUT5	R7	R1				
	G6	G0	8	TxIN10	41	Rx OUT10	G6	G0				
	G7	G1	10	TxIN11	42	Rx OUT11	G7	G1				
	B6	B0	16	TxIN16	TA OUT3+	Rx 3+	49	Rx OUT16	B6	B0		
	B7	B1	18	TxIN17	50	Rx OUT17	B7	B1				
RSVD 1	RSVD 1	25	TxIN23	2	Rx OUT23	NC	NC					
RSVD 2	RSVD 2	27	TxIN24	TA OUT3-	Rx 3-	3	Rx OUT24	NC	NC			
RSVD 3	RSVD 3	28	TxIN25	5	Rx OUT25	NC	NC					
	DCLK	31	TxCLK IN	TxCLK OUT+	RxCLK IN+	26	RxCLK OUT	DCLK				
				TxCLK OUT-	RxCLK IN-							

R0~R7: Pixel R Data (7; MSB, 0; LSB)

G0~G7: Pixel G Data (7; MSB, 0; LSB)

B0~B7: Pixel B Data (7; MSB, 0; LSB)

DE: Data enable signal

Notes(1) RSVD(reserved)pins on the transmitter shall be "H" or "L".

5.6 COLOR DATA INPUT ASSIGNMENT

The brightness of each primary color (red, green and blue) is based on the 8-bit gray scale data input for the color. The higher the binary input, the brighter the color. The table below provides the assignment of color versus data input.

Color		Data Signal																						
		Red								Green								Blue						
		R7	R6	R5	R4	R3	R2	R1	R0	G7	G6	G5	G4	G3	G2	G1	G0	B7	B6	B5	B4	B3	B2	B1
Basic Colors	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Red	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Green	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Blue	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Cyan	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	Magenta	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
	Yellow	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Gray Scale Of Red	Red(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(1)	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(2)	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Red(253)	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(254)	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Red(255)	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Gray Scale Of Green	Green(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Green(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	
	Green(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Green(253)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1	0	0	0	0	0	0	
	Green(254)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0	0	0	0	0	0	0	
	Green(255)	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	
Gray Scale Of Blue	Blue(0) / Dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	Blue(1)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	Blue(2)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	:	
	Blue(253)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue(254)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	
	Blue(255)	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	

Note (1) 0: Low Level Voltage, 1: High Level Voltage

6. INTERFACE TIMING

6.1 INPUT SIGNAL TIMING SPECIFICATIONS


The input signal timing specifications are shown as the following table and timing diagram.

Signal	Item	Symbol	Min.	Typ.	Max.	Unit	Note
LVDS Receiver Clock	Frequency	1/Tc	60	86	88	MHz	
	Input cycle to cycle jitter	Trcl	-	-	200	ps	
LVDS Receiver Data	Setup Time	Tlvsu	600	-	-	ps	
	Hold Time	Tlvhd	600	-	-	ps	
Vertical Active Display Term	Frame Rate	Fr5	47	50	53	Hz	(2)
		Fr6	57	60	63	Hz	
	Total	Tv	770	795	888	Th	Tv=Tvd+Tvb
	Display	Tvd	768	768	768	Th	-
	Blank	Tvb	2	27	120	Th	-
Horizontal Active Display Term	Total	Th	1436	1798	1936	Tc	Th=Thd+Thb
	Display	Thd	1366	1366	1366	Tc	-
	Blank	Thb	70	432	570	Tc	-


Note (1) Since this module is operated in DE only mode, Hsync and Vsync input signals should be set to low logic level. Otherwise, this module would operate abnormally.

(2) Please refer to 5.1 for detail information.

INPUT SIGNAL TIMING DIAGRAM




LVDS RECEIVER INTERFACE TIMING DIAGRAM



6.2 POWER ON/OFF SEQUENCE

To prevent a latch-up or DC operation of LCD module, the power on/off sequence should be as the diagram below.



Power ON/OFF Sequence

Note (1) The supply voltage of the external system for the module input should follow the definition of Vcc.

Note (2) Apply the lamp voltage within the LCD operation range. When the backlight turns on before the LCD operation or the LCD turns off before the backlight turns off, the display may momentarily become abnormal screen.

Note (3) In case of Vcc is in off level, please keep the level of input signals on the low or high impedance.

Note (4) T4 should be measured after the module has been fully discharged between power off and on period.

Note (5) Interface signal shall not be kept at high impedance when the power is on.

7. OPTICAL CHARACTERISTICS

7.1 TEST CONDITIONS

Item	Symbol	Value	Unit
Ambient Temperature	Ta	25±2	°C
Ambient Humidity	Ha	50±10	%RH
Supply Voltage	V _{CC}	5.0	V
Input Signal	According to typical value in "3. ELECTRICAL CHARACTERISTICS"		
Lamp Current	I _L	4.7 ± 0.5	mA
Oscillating Frequency (Inverter)	F _W	56 ± 3	KHz


7.2 OPTICAL SPECIFICATIONS

The relative measurement methods of optical characteristics are shown in 7.2. The following items should be measured under the test conditions described in 7.1 and stable environment shown in Note (6).

Item		Symbol	Condition	Min.	Typ.	Max.	Unit	Note
Contrast Ratio		CR	Viewing Normal Angle $\theta_x=0^\circ, \theta_y=0^\circ$		(1000)		-	(2)
Response Time		Gray to gray average			(8)		ms	(3)
Center Luminance of White		L _C			(550)		cd/m ²	(4)
White Variation		δW				(1.3)	-	(7)
Cross Talk		CT				(4)	%	(5)
Color Chromaticity	Red	R _x			(0.652)		-	(6)
		R _y			(0.331)		-	
	Green	G _x			(0.275)		-	
		G _y			(0.597)		-	
	Blue	B _x			(0.143)		-	
		B _y		(0.063)		-		
	White	W _x		(0.285)		Target		
W _y			(0.293)		Target			
Color Gamut		CG		(75)		%	NTSC	
Viewing Angle	Horizontal	θ _{x+}	CR≥20		(88)		Deg.	(1)
		θ _{x-}			(88)			
	Vertical	θ _{y+}			(88)			
		θ _{y-}			(88)			

Note (1) Definition of Viewing Angle (θ_x, θ_y):

Viewing angles are measured by EZ-Contrast 160R (Eldim)



Note (2) Definition of Contrast Ratio (CR):

The contrast ratio can be calculated by the following expression.

$$\text{Contrast Ratio (CR)} = L_{255} / L_0$$


L255: Luminance of gray level 255

L 0: Luminance of gray level 0

$$\text{CR} = \text{CR} (5)$$

CR (X) is corresponding to the Contrast Ratio of the point X at the figure in Note (7).

Note (3) Definition of Gray to Gray Switching Time :



The driving signal means the signal of gray level 0, 63, 127, 191, 255.

Gray to gray average time means the average switching time of gray level 0 ,63,127,191,255 to each other .

Note (4) Definition of Luminance of White (L_C, L_{AVE}):

Measure the luminance of gray level 255 at center point and 5 points

$$L_C = L(5)$$

$$L_{AVE} = [L(1) + L(2) + L(3) + L(4) + L(5)] / 5$$

$L(x)$ is corresponding to the luminance of the point X at the figure in Note (7).


Note (5) Definition of Cross Talk (CT):

$$CT = |Y_B - Y_A| / Y_A \times 100 (\%)$$

Where:


Y_A = Luminance of measured location without gray level 0 pattern (cd/m^2)

Y_B = Luminance of measured location with gray level 0 pattern (cd/m^2)



Note (6) Measurement Setup:


The LCD module should be stabilized at given temperature for 1 hour to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 1 hour in a windless room.



Note (7) Definition of White Variation (δW):

Measure the luminance of gray level 255 at 5 points


$$\delta W = \text{Maximum} [L(1), L(2), L(3), L(4), L(5)] / \text{Minimum} [L(1), L(2), L(3), L(4), L(5)]$$




8. DEFINITION OF LABELS

8.1 CMO MODULE LABEL

The barcode nameplate is pasted on each module as illustration, and its definitions are as following explanation.



- (a) Model Name: V270B1-L01
- (b) Revision: Rev. XX, for example: A0, A1... B1, B2... or C1, C2...etc.
- (c) Serial ID: XXXXXXXXYMDLNNNN



Serial ID includes the information as below:

- (a) Manufactured Date: Year: 1~9, for 2001~2009
 Month: 1~9, A~C, for Jan. ~ Dec.
 Day: 1~9, A~Y, for 1st to 31st, exclude I, O, and U.
- (b) Revision Code: Cover all the change
- (c) Serial No.: Manufacturing sequence of product
- (d) Product Line: 1 -> Line1, 2 -> Line 2, ...etc.

9. PACKAGING

9.1 PACKING SPECIFICATIONS

- (1) 4 LCD TV modules / 1 Box
- (2) Box dimensions : 742(L) X 327 (W) X 510 (H)
- (3) Weight : approximately 19Kg (4 modules per box)

9.2 PACKING METHOD

Figures 9-1 and 9-2 are the packing method




Figure.9-1 packing method

Corner Protector:L1020*50mm*50mm
Pallet:L1100*W1100*H135mm
Corrugated Fiberboard:L1100*W1100mm
Pallet Stack:L1100*W1100*H1160mm
Gross:168kg




Figure. 9-2 packing method


10. PRECAUTIONS

10.1 ASSEMBLY AND HANDLING PRECAUTIONS

- (1) Do not apply rough force such as bending or twisting to the module during assembly.
- (2) It is recommended to assemble or to install a module into the user's system in clean working areas.
The dust and oil may cause electrical short or worsen the polarizer.
- (3) Do not apply pressure or impulse to the module to prevent the damage of LCD panel and backlight.
- (4) Always follow the correct power-on sequence when the LCD module is turned on. This can prevent the damage and latch-up of the CMOS LSI chips.
- (5) Do not plug in or pull out the I/F connector while the module is in operation.
- (6) Do not disassemble the module.
- (7) Use a soft dry cloth without chemicals for cleaning, because the surface of polarizer is very soft and easily scratched.
- (8) Moisture can easily penetrate into LCD module and may cause the damage during operation.
- (9) High temperature or humidity may deteriorate the performance of LCD module. Please store LCD modules in the specified storage conditions.
- (10) When ambient temperature is lower than 10°C, the display quality might be reduced. For example, the response time will become slow, and the starting voltage of CCFL will be higher than that of room temperature.

10.2 SAFETY PRECAUTIONS

- (1) The startup voltage of a backlight is over 1000 Volts. It may cause an electrical shock while assembling with the inverter. Do not disassemble the module or insert anything into the backlight unit.
- (2) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, skin or clothes, it has to be washed away thoroughly with soap.
- (3) After the module's end of life, it is not harmful in case of normal operation and storage.




NOTE:
 1. We recommend all fixture screws(No. 1 to 10) are included while assembling.(Side Mount)
 2. We recommend all fixture screws(No. 11 to 14) are included while assembling.(Face Mount)

CHI MEI 奇美電子股份有限公司	
CHIMEI ELECTRONICS CORP.	PHONE NO. 03-552-5252
CHANGSHAN	DATE: 2007/09/26
DESIGNER: JONG-DIAN	DATE: 2007/09/26
ENGINEER: CH. PAI	DATE: 2007/09/26
DRIVER: SHENG-JIN	DATE: 2007/09/26
TYPE: OUTLINE V27091	UNIT: MM
	SCALE: 1:1
	DATE: 2/2

NO.	REVISION	DATE	REVISION BY	APPROVAL BY

NOTE : THIS RELEASED DRAWING WAS PRODUCED BY COMPUTER,DO NOT UPDATE MASTER MANUALLY.



DWG.Rev.	ZONE	DESCRIPTION	DATE	REVISOR
0		RELEASE	22-Jun-06	

48	604-42000-04	WASH BEZEL FOR 8.5" DIA	1
49	604-42000-05	8.5" DIA WASH BEZEL FOR 8.5" DIA	1
50	604-42000-06	5" DIA WASH BEZEL FOR 5" DIA	1
51	604-42000-07	WASH BEZEL	1
52	604-42000-08	WASH BEZEL	1
53	604-42000-09	WASH BEZEL	1
54	604-42000-10	WASH BEZEL	1
55	604-42000-11	WASH BEZEL	1
56	604-42000-12	WASH BEZEL	1
57	604-42000-13	WASH BEZEL	1
58	604-42000-14	WASH BEZEL	1
59	604-42000-15	WASH BEZEL	1
60	604-42000-16	WASH BEZEL	1
61	604-42000-17	WASH BEZEL	1
62	604-42000-18	WASH BEZEL	1
63	604-42000-19	WASH BEZEL	1
64	604-42000-20	WASH BEZEL	1
65	604-42000-21	WASH BEZEL	1
66	604-42000-22	WASH BEZEL	1
67	604-42000-23	WASH BEZEL	1
68	604-42000-24	WASH BEZEL	1
69	604-42000-25	WASH BEZEL	1
70	604-42000-26	WASH BEZEL	1
71	604-42000-27	WASH BEZEL	1
72	604-42000-28	WASH BEZEL	1
73	604-42000-29	WASH BEZEL	1
74	604-42000-30	WASH BEZEL	1
75	604-42000-31	WASH BEZEL	1
76	604-42000-32	WASH BEZEL	1
77	604-42000-33	WASH BEZEL	1
78	604-42000-34	WASH BEZEL	1
79	604-42000-35	WASH BEZEL	1
80	604-42000-36	WASH BEZEL	1
81	604-42000-37	WASH BEZEL	1
82	604-42000-38	WASH BEZEL	1
83	604-42000-39	WASH BEZEL	1
84	604-42000-40	WASH BEZEL	1
85	604-42000-41	WASH BEZEL	1
86	604-42000-42	WASH BEZEL	1
87	604-42000-43	WASH BEZEL	1
88	604-42000-44	WASH BEZEL	1
89	604-42000-45	WASH BEZEL	1
90	604-42000-46	WASH BEZEL	1
91	604-42000-47	WASH BEZEL	1
92	604-42000-48	WASH BEZEL	1
93	604-42000-49	WASH BEZEL	1
94	604-42000-50	WASH BEZEL	1
95	604-42000-51	WASH BEZEL	1
96	604-42000-52	WASH BEZEL	1
97	604-42000-53	WASH BEZEL	1
98	604-42000-54	WASH BEZEL	1
99	604-42000-55	WASH BEZEL	1
100	604-42000-56	WASH BEZEL	1
101	604-42000-57	WASH BEZEL	1
102	604-42000-58	WASH BEZEL	1
103	604-42000-59	WASH BEZEL	1
104	604-42000-60	WASH BEZEL	1
105	604-42000-61	WASH BEZEL	1
106	604-42000-62	WASH BEZEL	1
107	604-42000-63	WASH BEZEL	1
108	604-42000-64	WASH BEZEL	1
109	604-42000-65	WASH BEZEL	1
110	604-42000-66	WASH BEZEL	1
111	604-42000-67	WASH BEZEL	1
112	604-42000-68	WASH BEZEL	1
113	604-42000-69	WASH BEZEL	1
114	604-42000-70	WASH BEZEL	1
115	604-42000-71	WASH BEZEL	1
116	604-42000-72	WASH BEZEL	1
117	604-42000-73	WASH BEZEL	1
118	604-42000-74	WASH BEZEL	1
119	604-42000-75	WASH BEZEL	1
120	604-42000-76	WASH BEZEL	1
121	604-42000-77	WASH BEZEL	1
122	604-42000-78	WASH BEZEL	1
123	604-42000-79	WASH BEZEL	1
124	604-42000-80	WASH BEZEL	1
125	604-42000-81	WASH BEZEL	1
126	604-42000-82	WASH BEZEL	1
127	604-42000-83	WASH BEZEL	1
128	604-42000-84	WASH BEZEL	1
129	604-42000-85	WASH BEZEL	1
130	604-42000-86	WASH BEZEL	1
131	604-42000-87	WASH BEZEL	1
132	604-42000-88	WASH BEZEL	1
133	604-42000-89	WASH BEZEL	1
134	604-42000-90	WASH BEZEL	1
135	604-42000-91	WASH BEZEL	1
136	604-42000-92	WASH BEZEL	1
137	604-42000-93	WASH BEZEL	1
138	604-42000-94	WASH BEZEL	1
139	604-42000-95	WASH BEZEL	1
140	604-42000-96	WASH BEZEL	1
141	604-42000-97	WASH BEZEL	1
142	604-42000-98	WASH BEZEL	1
143	604-42000-99	WASH BEZEL	1
144	604-42000-100	WASH BEZEL	1

NO.	DATE	BY	CHKD	APP'D	REVISION
1	22 JUN 06				
2					
3					
4					
5					
6					
7					
8					
9					
10					
11					
12					
13					
14					
15					
16					
17					
18					
19					
20					
21					
22					
23					
24					
25					
26					
27					
28					
29					
30					
31					
32					
33					
34					
35					
36					
37					
38					
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					

1 2 3 4 5 6 7

A B C D E

Spare Part List for LCT3226

Item	Part Number	Part Description	Usage / unit	Unit
1	E6203-32CD01	DISPLAY LCD 32"	1	piece
2	E7802-005010	MAIN BOARD PCBA	1	set
3	E7802-005011	ATV TUNER BOARD	1	set
4	E7802-005008	POWER PCBA	1	set
5	771-L32AB02-02	KEY PCB ASSY	1	set
6	771-L32AB01-01	REMOTE RECEIVE PCBA	1	set
7	E4101-027001	POWER SWITCH	1	piece
8	E4801-124001	SPEAKER	2	piece
9	E4802-014001	TWEETER	2	piece
10	E3219-002003	POWER SOCKET	1	piece
11	E3461-064016	WIRE FOR TV+COMBO INVERTER	1	piece
12	E3471-000047	WIRE ASSY 30P	1	piece
13	E3421-925038	WIRE ASSY TJC3-2Y L=850MM SPK-L	3	Piece
14	E3461-064018	WIRE FOR TV+COMBO DVD STANDBY POWER WIRE	1	piece
15	E3421-925050	WIRE ASSY 12P	1	piece
16	E3421-925051	WIRE ASSY 4P L=220 (MICO)	1	piece
17	E3421-925052	WIRE ASSY 6P L=240 (MICO)	1	piece
18	E3421-925062	WIRE ASSY L=540 2.0/2.5 4P FOR 32LCD CMO	1	piece
19	E3421-925063	WIRE ASSY L=430/540 2.0/2.5 11P FOR 32LCD CMO	1	piece
20	E3421-925020	WIRE ASSY 300MM 3WIRES FOR POWER CONNECT	1	piece
21	E3421-924009	WIRE ASSY 2P L120	2	piece
22	E3421-229007	WIRE 3P	1	piece
23	E3421-925065	WIRE ASSY TJC3-3Y L=850MM SPK-L	1	piece
24	E3404-157004	AC CORD	1	Piece
25	200-L32AB02-MTD02AV	CABINET FRONT	1	Piece
26	370-42D101-01	RUBBER FOOT	6	piece
27	E7301-010002	BATTERY AAA	2	piece
28	E7501-051001	REMOTE CONTROL	1	set
29	202-L32AB01-01AV	CABINET BACK BLACK	1	piece
30	481-L32AB11-01S	SHIELD BOX BOTTOM(POWER)	1	Piece
31	277-42D101-01S	FUNCTION KEY	1	piece
32	483-L32AB12-01S	SHIELD COVER (VSC)	1	piece
33	481-L32AB02-01S	SHIELDING BOTTOM (VSC)	1	piece

Spare Part List for LCT3226

Item	Part Number	Part Description	Usage / unit	Unit
34	436-L32AB05-01S	TERMINAL SHEET	1	piece
35	423-L32AB01-01S	POWER JACK BRACKET	1	piece
36	269-290804-01L	REMOTE LENS	1	piece
37	263-42D101-01S	POWER LENS	1	piece
38	231-L32AB01-01RV	BASE COVER SILVER	1	piece
39	510-L32AB01-MTU01K	GIFT BOX AKAI	1	piece
40	310-493950-07V	POLYBAG 49"X39"X0.5MM FOR MAIN UNIT	1	piece
41	300-L32AB12-02C	POLFOAM TOP LEFT AND RIGHT	1	piece
42	300-L32AB11-02C	POLFOAM BOTTOM LEFT AND RIGHT	1	piece
43	310-111404-07V	POLYBAG FOR INSTRUCTION MANUAL	1	Piece
44	580-L32ABHM-TU01L	INSTRUCTION MANUAL	1	Piece
45	388-42D103-01H	CAUTION LABLE	1	piece
46	388-L27AB01-01H	POWER PLATE	1	piece
47	387-L32AB01-MTU02H	MODEL PLATE	1	piece
48	384-L32AB01-MTU02H	SHEET FOR CMO PANEL	1	Piece
49	590-L32AB01-01	WARRANTY CARD	1	piece
50	593-L32AB01-02	INSERTION CARD	1	piece
51	579-L32AB02-01	UPC LABEL OF G/B	2	piece
52	568-P46T02-02	WARNING LABEL	1	piece
53	579-42D102-09	SERIAL NO/BAR CODE LABEL	1	piece
54	579-42D105-01	PROTECTIVE EARTH LABE	1	piece

If you forget your V-Chip Password


- Omnipotence V-Chip Password: **8205**.
- Press **MENU** button.
- Press **LEFT RIGHT** buttons to highlight "MISC" Menu.
- Press **Up, Down** buttons to highlight "ParentalD".
- Press **ENTER** button to pop up "Input your Password Please".
- Use the **Number buttons** (0~9) to enter an omnipotence Password.
- Press **ENTER** button to confirm and your can select "CHANGE PASSWORD".
- Suggest: Change to your familiar Password again.

Software upgrade


- Connect the RS-232C input jack to an external control device (such as a computer) and software upgrade.

Type of connector; D-Sub 9-pin male

No.	Pin name
1	No connection
2	RXD (Receive data)
3	TXD (Transmit data)
4	DTR (DTE side ready)
5	GND
6	DSR (DCE side ready)
7	RTS (Ready to send)
8	CTS (Clear to send)
9	No Connection



RS-232C configurations



Software upgrade Process

- Power Switch OFF.
- Connect the serial port of the control device to the RS-232 jack on the LCD-TV back panel.
RS-232C connection cables are not supplied with the LCD-TV.
- Power Switch ON. The power indicator on the front of the panel should now display red, means that the LCD-TV is in standby mode.
- Copy the software (MTKTOOL) to the computer.
- Open the software (MTKTOOL.EXE)
- Select MTK 8205 and Point "browse" on the interface of the MTKTOOL.exe.
- Select the file which will be update.
- Point "update" on the interface of the MTKTOOL.exe.
- Waiting for the upgrader programing, when it is finished, the bar will display 100%.
- After the upgrader is finished, shut down the power switch, take out the RS-232C connection after the power indicator is extinguished.

Note: After upgrading, the first time of power on will be some long.